


# TRC103

## 863-960 MHz RF Transceiver



### Product Overview

TRC103 is a single chip, multi-channel, low power RF transceiver. It is an ideal fit for low cost, high volume, two-way short range wireless applications in the 863-870, 902-928 and 950-960 MHz frequency bands. The TRC103 is FCC & ETSI certifiable. All critical RF and base-band functions are integrated in the TRC103, minimizing external component count and simplifying and speeding design-ins. A microcontroller, RF SAW filter, 12.8 MHz crystal and a few passive components are all that is needed to create a complete, robust radio function. The TRC103 incorporates a set of low-power states to reduce overall current consumption and extend battery life. The small size with low power consumption of the TRC103 make it ideal for a wide variety of short range radio applications. The TRC103 complies with Directive 2002/95/EC (RoHS).



### Key Features

- Modulation: FSK or OOK with frequency hopping spread spectrum capability
- Frequency ranges: 863-870, 902-928 and 950-960 MHz
- High sensitivity: -112 dBm in circuit
- High data rate: up to 100 kb/s
- Low receiver current: 3.5 mA typical
- Low sleep current: 0.2  $\mu$ A typical
- Up to +11 dBm in-circuit transmit power
- Operating supply voltage: 2.1 to 3.6 V
- Programmable preamble
- Programmable packet start pattern
- Integrated RF, PLL, IF and base-band circuitry
- Integrated data & clock recovery
- Programmable RF output power
- PLL lock output
- Transmit/receive FIFO size programmable up to 64 bytes
- Continuous, buffered and packet data modes
- Packet address recognition
- Packet handling features:
  - Fixed or variable packet length
  - Packet filtering
  - Packet formatting
- Standard SPI interface
- TTL/CMOS compatible I/O pins
- Programmable clock output frequency
- Low cost 12.8 MHz crystal reference
- Integrated RSSI
- Integrated crystal oscillator
- Host processor interrupt pins
- Programmable data rate
- External wake-up event inputs
- Integrated packet CRC error detection
- Integrated DC-balanced data scrambling
- Integrated Manchester encoding/decoding
- Interrupt signal mapping function
- Support for multiple channels
- Four power-saving modes
- Low external component count
- Small 32-pin QFN plastic package
- Standard 13 inch reel, 3K pieces

### Applications


- Active RFID tags
- Automated meter reading
- Home & industrial automation
- Security systems
- Two-way remote keyless entry
- Automobile immobilizers
- Sports and performance monitoring
- Wireless toys
- Medical equipment
- Low power two-way telemetry systems
- Wireless mesh sensor networks
- Wireless modules

## Table of Contents

1 Pin Configuration .....	4
1.1 Pin Description .....	4
2 Functional Description .....	5
2.1 RF Port .....	7
2.2 Transmitter .....	7
2.3 Receiver .....	8
2.4 Crystal Oscillator .....	9
2.5 Frequency Synthesizer .....	10
3 Operating Modes .....	11
3.1 Receiving in Continuous Mode .....	12
3.2 Continuous Mode Data and Clock Recovery .....	13
3.3 Continuous Mode Start Pattern Recognition .....	14
3.4 RSSI .....	14
3.5 Receiving in Buffered Data Mode .....	15
3.6 Transmitting in Continuous or Buffered Data Modes .....	17
3.7 IRQ0 and IRQ1 Mapping .....	17
3.8 Buffered Clock Output .....	19
3.9 Packet Data Mode .....	19
3.9.1 Fixed Length Packet Mode .....	19
3.9.2 Variable Length Packet Mode .....	20
3.9.3 Packet Payload Processing in Transmit and Receive .....	20
3.9.4 Packet Filtering .....	21
3.9.5 Cyclic Redundancy Check .....	22
3.9.6 Manchester Encoding .....	22
3.9.7 DC-Balanced Scrambling .....	23
3.10 SPI Configuration Interface .....	23
3.11 SPI Data FIFO Interface .....	25
4 Configuration Register Memory Map .....	26
4.1 Main Configuration Registers (MCFG) .....	27
4.2 Interrupt Configuration Registers (IRQCFG) .....	30
4.3 Receiver Configuration Registers (RXCFG) .....	32
4.4 Start Pattern Configuration Registers (SYNCFG) .....	35
4.5 Transmitter Configuration Registers (TXCFG) .....	35
4.6 Oscillator Configuration Register (OSCFG) .....	36
4.7 Packet Handler Configuration Registers (PKTCFG) .....	36
4.8 Page Configuration Register (PGCFG) .....	37
5 Electrical Characteristics .....	38
5.1 DC Electrical Characteristics .....	38
5.2 AC Electrical Characteristics .....	39
6 TRC103 Design In Steps .....	41
6.1 Determining Frequency Specific Hardware Component Values .....	41
6.1.1 SAW Filters and Related Component Values .....	41
6.1.2 Voltage Controlled Oscillator Component Values .....	41
6.2 Determining Configuration Values for FSK Modulation .....	42
6.2.1 Bit Rate Related FSK Configuration Values .....	42
6.2.2 Determining Transmitter Power Configuration Values .....	44
6.3 Determining Configuration Values for OOK Modulation .....	45
6.3.1 Bit Rate Related OOK Configuration Values .....	45
6.3.2 OOK Demodulator Related Configuration Values .....	47
6.3.3 OOK Transmitter Related Configuration Values .....	48
6.4 Frequency Synthesizer Channel Programming for FSK Modulation .....	49
6.5 Frequency Synthesizer Channel Programming for OOK Modulation .....	50

6.6 TRC103 Data Mode Selection and Configuration .....	51
6.6.1 Continuous Data Mode .....	51
6.6.2 Buffered Data Mode .....	53
6.6.3 Packet Data Mode.....	55
6.7 Battery Power Management Configuration Values.....	58
7 Package Dimensions - 5x5 mm QFN-32.....	59

# 1 Pin Configuration



## 1.1 Pin Description

PIN	TYPE	NAME	DESCRIPTION
1	-	GND	CONNECT TO GND
2	-	GND	CONNECT TO GND
3	O	VDD_VCO	REGULATED SUPPLY FOR VCO
4	I/O	TANK-	VCO TANK
5	I/O	TANK+	VCO TANK
6	I/O	PLL-	PLL LOOP FILTER
7	I/O	PLL+	PLL LOOP FILTER
8	-	GND	CONNECT TO GND
9	-	GND	CONNECT TO GND
10	I	XTAL-	CRYSTAL CONNECTION
11	I	XTAL+	CRYSTAL CONNECTION
12	-	GND	CONNECT TO GND
13	-	NC	NO CONNECT - FLOAT IN NORMAL OPERATION
14	I	nSS_CONFIG	SLAVE SELECT FOR SPI CONFIGURATION DATA
15	I	nSS_DATA	SLAVE SELECT FOR SPI TX/RX DATA
16	O	SDO	SERIAL DATA OUT
17	I	SDI	SERIAL DATA IN
18	I	SCK	SERIAL SPI CLOCK IN
19	O	CLKOUT	BUFFERED CLOCK OUTPUT
20	I/O	DATA	TRANSMIT/RECEIVE DATA
21	O	IRQ0	INTERRUPT OUTPUT
22	O	IRQ1/DCLK	INTERRUPT OUTPUT/RECOVERED DATA CLOCK (CONT MODE)
23	O	PLL_LOCK	PLL LOCKED INDICATOR
24	-	GND	CONNECT TO GND
25	-	GND	CONNECT TO GND
26	I	VDD	MAIN 3.3V SUPPLY VOLTAGE
27	O	VDD_ANALOG	REGULATED SUPPLY FOR ANALOG CIRCUITRY
28	O	VDD_DIG	REGULATED SUPPLY FOR DIGITAL CIRCUITRY
29	O	VDD_PA	REGULATED SUPPLY FOR RF POWER AMP
30	-	GND	CONNECT TO GND
31	I/O	RF-	RF I/O
32	I/O	RF+	RF I/O
PAD	-	GROUND	GROUND PAD ON PKG BOTTOM

Table 1

## 2 Functional Description

The TRC103 is a single-chip transceiver that can operate in the 863-870 and 902-928 MHz license-free bands, and in the 950-960 MHz RFID band. The TRC103 supports two modulation schemes - FSK and OOK. The TRC103's highly integrated architecture requires a minimum of external components, while maintaining design flexibility. All major RF communication parameters are programmable and most can be dynamically set. The TRC103 is optimized for very low power consumption (3.5 mA typical in receiver mode). It complies with European ETSI, FCC Part 15 and Canadian RSS-210 regulatory standards. Advanced digital features including the TX/RX FIFO and the packet handling data mode significantly reduce the load on the host microcontroller.

**TRC103 Block Diagram**




Figure 1

The receiver is based on a superheterodyne architecture. It is composed of the following major blocks:

- An LNA that provides low noise RF gain followed by an RF band-pass filter.
- A first mixer which down-converts the RF signal to an intermediate frequency equal to 1/9 th of the carrier frequency (about 100 MHz for 915 MHz signals).
- A variable gain first IF preamplifier followed by two second mixers which down convert the first IF signal to I and Q signals at a low frequency (zero-IF for FSK, low-IF for OOK).

- A two-stage IF filter followed by an amplifier chain for both the I and Q channels. Limiters at the end of each chain drive the I and Q inputs to the FSK demodulator function. An RSSI signal is also derived from the I and Q IF amplifiers to drive the OOK detector. The second filter stage in each channel can be configured as either a third-order Butterworth low-pass filter for FSK operation or an image reject polyphase band-pass filter for OOK operation.
- An FSK arctangent type demodulator driven from the I and Q limiter outputs, and an OOK demodulator driven by the RSSI signal. Either detector can drive a data and clock recovery function that provides matched filter enhancement of the demodulated data.

The transmitter chain is based on the same double-conversion architecture and uses the same intermediate frequencies as the receiver chain. The main blocks include:

- A digital waveform generator that provides the I and Q base-band signals. This block includes digital-to-analog converters and anti-aliasing low-pass filters.
- A compound image-rejection mixer to up convert the base-band signal to the first IF at 1/9th of the carrier frequency, and a second image-rejection mixer to up-convert the IF signal to the RF frequency
- Transmitter driver and power amplifier stages to drive the antenna port

The frequency synthesizer is based on an integer-N PLL having an typical frequency step size of 12.5 kHz. Two programmable frequency dividers in the feedback loop of the PLL and one programmable divider on the reference oscillator allow the LO frequency to be adjusted. The reference frequency is generated by a crystal oscillator running at 12.8 MHz.

Regulators are implemented on-chip to provide stabilized supply voltages to the sensitive blocks and to allow the TRC103 to be used with power supply (battery) voltages from 2.1 to 3.6 V. Most of the blocks are supplied at a voltage below 1.6 V.

The TRC103 is controlled by a top-level digital block. This block includes the registers that store all the configuration settings of the radio. These registers can be accessed by a host microcontroller through an SPI serial interface. Figure 2 shows the microcontroller's SPI connections to the TRC103's SDI, SDO and SCK pins.

TRC103 Application Circuit




Figure 2

## 2.1 RF Port

The receiver and the transmitter share the same RF pins. Figure 3 shows the implementation of the common front-end. In transmit mode, the PA and the PA regulator are on; the voltage on VDD\_PA pin is the nominal voltage of the regulator, about 1.8 V. The external inductances L1 and L4 are used for the PA. In receive mode, both PA and PA regulator are off, and VDD\_PA is tied to ground. The external inductances L1 and L4 are used for biasing and matching the LNA, which is implemented as a common gate amplifier.




Figure 3

## 2.2 Transmitter

The TRC103 is set to transmit mode when **MCFG00\_Chip\_mode[7..5]** bits are set to 100. In continuous mode the transmitted data is sent directly to the modulator. The host microcontroller is provided with a bit rate clock by the TRC103 to clock the data; using this clock to send the data synchronously is mandatory in FSK configuration and optional in OOK configuration. In buffered mode the data is first written into the 64-byte FIFO via the SPI interface; data from the FIFO is then used by the modulator.

At the front end of the transmitter, I and Q signals are generated by the base-band circuit which contains a digital waveform generator, two D/A converters and two anti-aliasing low-pass filters. The I and Q signals are two quadrature sinusoids whose frequency is the selected frequency deviation. In FSK mode, the phase shift between I and Q is switched between  $+90^\circ$  and  $-90^\circ$  according to the input data. The modulation is then performed at this stage, since the information contained in the phase shift will be converted into a frequency shift when the I and Q signals are combined in the first mixers. In OOK mode, the phase shift is kept constant whatever the data. The combination of the I and Q signals in the first mixers creates a fixed frequency signal at a low intermediate frequency which is equal to the selected frequency deviation. After D/A conversion, both I and Q signals are filtered by anti-aliasing filters whose bandwidth is programmed with the register **TXCFG1A\_TXInterpfil[7..4]**. Behind the filters, a set of four mixers combines the I and Q signals and converts them into two I and Q signals at the second intermediate frequency which is equal to 1/8 of the LO frequency, which in turn is equal to 8/9 of the RF frequency. These two new I and Q signals are then combined and up-converted to the desired RF frequency by two quadrature mixers fed by the LO signals. The signal is then amplified by a driver and power amplifier stage.

MCFG0C_PA_ramp[4..3]	T <sub>PA</sub> (μs)	Rise/fall (μs)
00	3	2.5/2
01	8.5	5/3
10	15	10/6
11	23	20/10

Table 2

OOK modulation is performed by switching on and off the power amplifier and its regulator. The rise and fall times of the OOK signal can be configured in register **MCFG0C\_PA\_ramp[4..3]**, which controls the charge and discharge time of the regulator. Figure 4 shows the time constants set by **MCFG0C\_PA\_ramp[4..3]**. Table 2 gives typical values of the rise and fall times as defined in Figure 4 when the capacitance connected to the output of the regulator is 0.047  $\mu\text{F}$ .




Figure 4

### 2.3 Receiver

The TRC103 is set to receive mode when **MCFG00\_Chip\_mode[7..5]** is set to 011. The receiver is based on a double-conversion architecture. The front-end is composed of an LNA and a mixer whose gains are constant. The mixer down-converts the RF signal to an intermediate frequency which is equal to 1/8 of the LO frequency, which in turn is equal to 8/9 of the RF frequency. Behind this first mixer there is a variable gain IF amplifier that can be programmed from -13.5 to 0 dB in 4.5 dB steps with the **MCFG01\_IF\_Gain[1..0]** register.

After the variable gain IF amplifier, the signal is down-converted into two I and Q base-band signals by two quadrature mixers which are fed by reference signals at 1/8 the LO frequency. These I and Q signals are then filtered and amplified before demodulation. The first filter is a second-order passive R-C filter whose bandwidth can be programmed to 16 values with the register **RXCFG10\_LP\_filt[7..4]**. The second filter can be configured as either a third-order Butterworth active filter which acts as a low-pass filter for the zero-IF FSK configuration, or as a polyphase band-pass filter for the low-IF OOK configuration. To select Butterworth low-pass filter operation, bit **RXCFG12\_PolyFilt\_En** is set to 0. The bandwidth of the Butterworth filter can be programmed to 16 values with the register **RXCFG10\_BW\_Filt[3..0]**. The low-IF configuration must be used for OOK modulation. This configuration is enabled when the bit **RXCFG12\_PolyFilt\_En** is set to 1. The center frequency of the polyphase filter can be programmed to 16 values with the register **RXCFG11\_PolyFilt[7..4]**. The bandwidth of the filter can be programmed with the register **RXCFG10\_BW\_Filt[3..0]**. In OOK mode, the value of the low-IF is equal to the deviation frequency defined in register **MCFG02\_Freq\_dev[7..0]**. In addition to channel filtering, the function of the polyphase filter is to reject the image. Figure 5 below shows the two configurations of the second IF filter. In the Butterworth configuration,  $F_{CBW}$  is the 3 dB cutoff frequency. In the polyphase band-pass configuration  $F_{OPP}$  is the center frequency given by **RXCFG11\_PolyFilt[7..4]**, and  $F_{CPP}$  is the upper 3 dB bandwidth of the filter whose offset, referenced to  $F_{OPP}$ , is given by **RXCFG10\_BW\_Filt[3..0]**.



## TRC103 Second IF Filter Details




Figure 5

After filtering, the I and Q signals are each amplified by a chain of 11 amplifiers having 6 dB of gain each. The outputs of these amplifiers and their intermediate 3 dB nodes are used to evaluate the received signal strength (RSSI). Limiters are located behind the 11 amplifiers of the I and Q chains and the signals at the output of these limiters are used by the FSK demodulator. The RSSI output is used by the OOK demodulator. The global bandwidth of the whole base-band chain is given by the bandwidths of the passive filter, the Butterworth filter, the amplifier chain and the limiter. The maximum achievable global bandwidth when the bandwidths of the first three blocks are programmed at their upper limit is about 350 kHz.

## 2.4 Crystal Oscillator

Crystal specifications for the TRC103 reference oscillator are given in Table 3. RFM recommends the XTL1020 crystal which is specifically designed for use with the TRC103.

Name	Description	Min value	Typical value	Max value
$F_S$	Nominal frequency	-	12.8 MHz (fundamental)	-
$C_L$	Load capacitance for $F_S$	13.5 pF	15 pF	16.5 pF
$R_M$	Motional resistance	-	-	50 $\Omega$
$C_M$	Motional capacitance	5 fF	-	20 fF
$C_O$	Shunt capacitance	1 pF	-	7 pF
Dfs(0)	Calibration tolerance at 25 °C		$\pm 10$ ppm	(1)
Dfs(DT)	Stability over temperature range (-40 °C to 85 °C)		less than $\pm 15$ ppm	
Dfs(Dt)	Aging in first 5 years		less than $\pm 2$ ppm/yr	

Table 3

(1) Note: crystal tolerances have to be in accordance with the accuracy requested on all the frequency parameters. The relative error of the crystal will directly add to the relative error on the carrier frequency, the bit rate and the frequency deviation.

## 2.5 Frequency Synthesizer

The Frequency Synthesizer generates the local oscillator (LO) signal for the receiver and transmitter sections. The core of the synthesizer is implemented with an integer-N PLL architecture.

The frequency is set by three divider parameters R, P and S. R is the frequency divider ratio in the reference frequency path. P and S set the frequency divider ratio in the feedback loop of the PLL. The frequency synthesizer includes a crystal oscillator which provides the frequency reference for the PLL. The equations giving the relationships between the reference crystal frequency, the local oscillator frequency and RF carrier frequency are given below:

$$F_{LO} = F_{XTAL} * (75 * (P + 1) + S) / (R + 1), \text{ with } P \text{ and } S \text{ in the range } 0 \text{ to } 255, S \text{ less than } (P + 1), R \text{ in the range } 64 \text{ to } 169, \text{ and } F_{LO} \text{ and } F_{XTAL} \text{ in MHz.}$$

$$F_{RF} = 1.125 * F_{LO}, \text{ where } F_{RF} \text{ and } F_{LO} \text{ are in MHz}$$

$F_{LO}$  is the first local oscillator (VCO) frequency,  $F_{XTAL}$  is the reference crystal frequency and  $F_{RF}$  is the RF channel frequency.

$F_{LO}$  is the frequency used for the first down-conversion of the receiver and the second up-conversion of the transmitter. The intermediate frequency used for the second down-conversion of the receiver and the first up-conversion of the transmitter is equal to 1/8 of  $F_{LO}$ . As an example, with a crystal frequency of 12.8 MHz and an RF frequency of 869 MHz,  $F_{LO}$  is 772 MHz and the first IF of the receiver is 96.6 MHz.

There are two sets of divider ratio registers: SynthR1[7..0], SynthP1[7..0], SynthS1[7..0], and SynthR2[7..0], SynthP2[7..0], SynthS2[7..0]. The **MCFG00\_RF\_Frequency** bit is used to select which set of registers to use as the current frequency setting. For frequency hopping applications, this reduces the programming and synthesizer settling time when changing frequencies. While the data is being transmitted, the next frequency is programmed and ready. When the current transaction is complete, the **MCFG00\_RF\_Frequency** bit is complemented and the frequency shifts to the next freq according to the contents of the divider ratio registers. This process is repeated for each frequency hop.

## 2.6 PLL Loop Filter

The loop filter for the frequency synthesizer is shown in Figure 6.




Figure 6

PLL Loop Filter Components

Name	Value	Tolerance
C8	680 pF	±10%
C9	0.01 μF	±10%
R1	6.8 kΩ	±5%

Table 4

Typical recommended component values for the frequency synthesizer loop filter are provided in Table 4 above. The loop filter settings are not dependent on the frequency band, so they can be universally used on all designs.

PLL lock status can be provided on Pin 23 by setting the **IRQCFG0E\_PLL\_LOCK\_EN** bit to a 1 (default). When the PLL is locked Pin 23 (PLL\_LOCK) is high, and when the PLL is unlocked Pin 23 is low. The lock status of the PLL can also be checked by reading the **IRQCFG0E\_PLL\_LOCK\_ST** bit. Note that this bit latches high each time the PLL locks and must be reset by writing a 1 to it.

### 3 Operating Modes

The TRC103 has 5 possible chip-level modes. The chip-level mode is set by **MCFG00\_Chip\_mode[7..5]**, which is a 3-bit pattern in the configuration register. Table 5 summarizes the chip-level modes:

MCFG00_Chip_mode[7..5]	Chip-level Mode	Enabled Functions
0 0 0	Sleep mode	None
0 0 1	Standby mode	Crystal oscillator
0 1 0	Synthesizer mode	Crystal and frequency synthesizer
0 1 1	Receive mode	Crystal, frequency synthesizer and receiver
1 0 0	Transmit mode	Crystal, frequency synthesizer and transmitter

Table 5

Table 6 gives the state of the digital pins for the different chip-level modes and settings:

PIN Function	SLEEP MODE	STANDBY MODE	SYNTH MODE	RX MODE	TX MODE
nSS_CONFIG*	I	I	I	I	I
nSS_DATA	I	I	I	I	I
IRQ0	TRI	O	O	O	O
IRQ1	TRI	O	O	O	O
DATA	TRI	TRI	TRI	O	I
CLKOUT	TRI	O	O	O	O
SDO	O**	O**	O**	O**	O**
SDI	I	I	I	I	I
SCK	I	I	I	I	I

I = INPUT, O = OUTPUT, TRI = HIGH IMPEDANCE  
 \*nSS\_CONFIG has priority OVER nSS\_DATA  
 \*\*If nSS\_CONFIG = 0 or nSS\_DATA = 0

Table 6

The TRC103 transmitter and receiver sections support three data handling modes of operation (registers **MCFG01\_Mode** and **MCFG01\_Packet\_Hdl\_en**):

- Continuous mode: each bit transmitted or received is accessed directly at the **DATA** input/output pin.
- Buffered mode: a 64-byte FIFO is used to store each data byte transmitted or received. This data is written to and read from the FIFO through the SPI bus.
- Packet handling mode: in addition to using the FIFO, this data mode builds the complete packet in transmit mode and extracts the useful data from the packet in receive mode. The packet includes a preamble, a start pattern (sync pattern), an optional address and length byte and the data. Packet data mode can also be configured to perform additional operations like CRC error detection and DC-balanced Manchester encoding or data scrambling.

The buffered and packet handling modes allow the host microcontroller overhead to be significantly reduced.

The DATA pin is bidirectional and is used in both transmit and receive modes. In receive mode, DATA represents the demodulated received data. In transmit mode, input data is applied to this pin.

The working length of the FIFO can be set to 16, 32, 48 or 64 bytes through the **MCFG05\_Fifo\_depth[7..6]** register. In the discussions below describing the FIFO behavior, the explanations are given with an assumption of 64 bytes, but the principle is the same for the four possible FIFO sizes.

The status of the FIFO can be monitored via interrupts which are described in Section 3.7. In addition to the straightforward **nFIFOEMPTY** and **FIFOFULL** interrupts, additional configurable interrupts **Fifo\_Int\_Tx** and **Fifo\_Int\_Rx** are also available.

A low-to-high transition occurs on **Fifo\_Int\_Rx** when the number of bytes in the FIFO (# byte) is greater than or equal to the threshold set by **MCFG05\_FIFO\_thresh[5..0]** (# byte  $\geq$  FIFO\_thresh).

A low-to-high transition occurs on **Fifo\_Int\_Tx** when the number of bytes in the FIFO (# byte) is less than or equal to the threshold set by **MCFG05\_FIFO\_thresh[5..0]** (# byte  $\leq$  FIFO\_thresh).

### 3.1 Receiving in Continuous Data Mode

The receiver operates in continuous mode when the **MCFG01\_Mode[5]** bit is set low. In this mode, the receiver has two output signals indicating recovered clock, **DCLK** and recovered NRZ bit **DATA**. **DCLK** is connected to output pin **IRQ1** and **DATA** is connected to pin **DATA** configured in output mode. The data and clock recovery controls the recovered clock signal, **DCLK**. Data and clock recovery is enabled by **RXCFG12\_DCLK\_Dis** to 0 (default value). The clock recovered from the incoming data stream appears at **DCLK**. When data and clock recovery is disabled, the **DCLK** output is held low and the raw demodulator output appears at **DATA**. The function of data and clock recovery is to remove glitches from the data stream and to provide a synchronous clock at **DCLK**. The output **DATA** is valid at the rising edge of **DCLK** as shown in Figure 8.

**TRC103 Continuous Mode Demodulation**




Figure 7

As shown in Figure 7, the demodulator section includes the FSK demodulator, the OOK demodulator, data and clock recovery and the start pattern recognition blocks.

If FSK is selected, the demodulation is performed by analyzing the phase between the I and Q limited signals at the output of the base-band channels.

If OOK is selected, the demodulation is performed by comparing the RSSI output value (stored in **RXCFG14\_RSSI (7..0)** register) to the threshold which can be either a fixed value or a time-variant value depending on the past history of the RSSI output. Table 7 gives the three main possible procedures, which can be selected via the register **MCFG01\_RX\_OOK(4..3)**:

Mode	MCFG01_RX_OOK(4..3)	Description
Fixed Threshold	00	RSSI output is compared with a fixed threshold stored in MCFG04_OOK_thresh(7..0)
Peak	01	RSSI output is compared with a threshold which is at a fixed offset below the maximum RSSI.
Average	10	RSSI output is compared with the average of the last RSSI values.

Table 7

If the end-user application requires direct access to the output of the demodulator, then the **RXCFG12\_DCLK\_Dis** bit is set to 1 disabling the clock recovery. In this case the demodulator output is directly connected to the DATA pin and the IRQ1 pin (DCLK) is set to low.

In FSK mode, for proper operation of the demodulator the modulation index  $\beta$  of the input signal should meet the following condition:

$$\beta = \frac{2 * F_{DEV}}{BR} \geq 2$$

where  $F_{DEV}$  is the frequency deviation and BR is the data rate in bits per second (b/s).

### 3.2 Continuous Mode Data and Clock Recovery

The raw output signal from the demodulator may contain jitter and glitches. Data and clock recovery converts the data output of the demodulator into a glitch-free bit-stream DATA and generates a synchronized clock DCLK to be used for sampling the DATA output as shown in Figure 8. DCLK is available on pin IRQ1 when the TRC103 operates in continuous mode.




Figure 8

To ensure correct operation of the data and clock recovery circuit, the following conditions have to be satisfied:

- A 1-0-1-0... preamble of at least 24bits is required for synchronization
- The transmitted bit stream must have at least one transition from 0 to 1 or from 1 to 0 every 8 bits during transmission

- The bit rate accuracy must be better than 2 %.

Data and clock recovery is enabled by default. It is controlled by **RXCFG12\_DCLK\_Dis**. If data and clock recovery is disabled, the output of the demodulator is directed to DATA and the DCLK output (IRQ1 Pin in continuous mode) is set to 0.

The received bit rate is defined by the value of the **MCFG03\_Bit\_Rate(6..0)** configuration register, and is calculated as follows:

$$BR = F_{XTAL}/(64*(D + 1)), \text{ with } D \text{ in the range of } 0 \text{ to } 127$$

with BR the bit rate in kb/s,  $F_{XTAL}$  the crystal frequency in kHz, and D the value in **MCFG03\_Bit\_Rate(6..0)**. For example, using a 12.8 MHz crystal (12,800 kHz), the bit rate is 25 kb/s when  $D = 7$ .

### 3.3 Continuous Mode Start Pattern Recognition

Start pattern recognition is activated by setting the **RXCFG12\_Recog** bit to 1. The demodulated signal is compared with a pattern stored in the **SYNCFG** registers. The PATTERN signal (mapped to output pin IRQ0) is driven by the output of this comparator and is synchronized by DCLK. It is set to 1 when a matching condition is detected, otherwise set to 0. PATTERN output is updated at the rising edge of DCLK. The number of bits used for comparison is defined in the **RXCFG12\_Pat\_sz[4..3]** register and the number of tolerated errors for the pattern recognition is defined in the **RXCFG12\_Ptol[2..1]** register. Figure 9 illustrates the pattern matching process.




Figure 9

Note that start pattern matching is enabled only if data and clock recovery is enabled.

### 3.4 RSSI

The received signal strength is measured in the amplifier chains behind the second mixers. Each amplifier chain is composed of 11 amplifiers each having a gain of 6 dB and an intermediate output at 3 dB. By monitoring the two outputs of each stage, an estimation of the signal strength with a resolution of 3 dB and a dynamic range of 63 dB is obtained. This estimation is performed 16 times over a period of the I and Q signals and the 16 samples are averaged to obtain a final RSSI value with a 0.5 dB step. The period of the I and Q signal is the inverse of the deviation frequency, which is the low-IF frequency in OOK mode.

The RSSI block can also be used in interrupt mode by setting the bit **IRQCFG0E\_RSSI\_Int** to 1. When **RXCFG14\_RSSI[7..0]** is equal or greater than a predefined value stored in **IRQCFG0F\_RSSI\_thld [7..0]**, the bit **IRQCFG0E\_SIG\_DETECT** (which can be read) goes high and an interrupt signal **RSSI\_IRQ** is generated on pin **IRQ0** if **IRQCFG0D\_RX\_IRQ0[7..6]** is set to 01 (see Table 8). The interrupt is cleared by writing a 1 to the bit **IRQCFG0E\_SIG\_DETECT**. If the bit **RSSI\_IRQ** remains high, the process starts again. Figure 10 shows the timing diagram of RSSI in interrupt mode.




Figure 10

### 3.5 Receiving in Buffered Data Mode

The receiver works in buffered mode when the **MCFG01\_Mode[5]** bit is set to 1. In this mode, the output of the data and clock recovery, i.e., the demodulated and resynchronized signal and the clock signal **DCLK** are not sent directly to the output pins **DATA** and **IRQ1** (DCLK). These signals are used to store the demodulated data in blocks of 8 bits in a 64-byte FIFO. Figure 11 shows the receiver chain in this mode. The FSK and OOK demodulators, data and clock recovery circuit and pattern matching block work as described for continuous data mode, but they are used with two additional blocks, the FIFO and SPI.




Figure 11

When the TRC103 is in receive mode and the **MCFG01\_Mode [5]** bit is set to 1, then all of the blocks described above are enabled. In a normal communication frame the data stream is comprised of a 24-bit preamble, a start pattern and the data. Upon receipt of a matching start pattern the receiver recognizes the start of data, strips off the preamble and start pattern, then sends the data to the host microcontroller. This automated data extraction reduces the overhead for the host microcontroller.

The **IRQCFG0E\_Start\_Fill** bit determines how the FIFO is filled. If **IRQCFG0E\_Start\_Fill** is set to 0, data only fills the FIFO when a pattern match is detected. Received data bits are shifted into the pattern recognition block which continuously compares the received data with the contents of the **SYNCFG** registers. If a match occurs, the pattern matching block output is set for one bit period and the **IRQCFG0E\_Start\_Det** bit is also set. This internal signal can be mapped to the **IRQ0** output using interrupt signal mapping. Once a pattern match has occurred, the pattern recognition block will remain inactive until **IRQCFG0E\_Start\_Det** bit is reset.

If **IRQCFG0E\_Start\_Fill** is set to 1, FIFO filling is initiated by asserting **IRQCFG0E\_Start\_Det**. Once 64 bytes have been written to the FIFO the **IRQCFG0D\_FIFOFULL** signal is set. Data should then be read out. If no action is taken, the FIFO will overflow and subsequent data will be lost. If this occurs the **IRQCFG0D\_FIFO\_OVR** bit is set to 1. The **IRQCFG0D\_FIFOFULL** signal can be mapped to pin **IRQ1** as an interrupt for a microcontroller if **IRQCFG0D\_RX\_IRQ1[5..4]** is set to 01. To recover from an overflow situation, a 1 must be written to **IRQCFG0D\_FIFO\_OVR**. This clears the contents of the FIFO, resets all FIFO status flags and re-initiates pattern matching. Pattern matching can also be re-initiated during a FIFO filling sequence by writing a 1 to **IRQCFG0E\_Start\_Det**.

The details of the FIFO filling process are shown in Figure 12. As the first byte is written into the FIFO, signal **IRQCFG0D\_nFIFOEMPTY** is set indicating at least one byte is present. The host microcontroller can then read the contents of the FIFO through the SPI interface. When all data is read from the FIFO, **IRQCFG0D\_nFIFOEMPTY** is reset. When the last bit of the 64<sup>th</sup> byte has been written into the FIFO, signal **IRQCFG0D\_FIFOFULL** is set. Data must be read before the next byte is received or it will be overwritten.

The **IRQCFG0D\_nFIFOEMPTY** signal can be used as an interrupt signal for the host microcontroller by mapping to pin **IRQ0** if **IRQCFG0D\_RX\_IRQ0[7..6]** is set to 10. Alternatively, the **WRITE\_BYTE** signal may also be used as an interrupt if **IRQCFG0D\_RX\_IRQ0[7..6]** is set to 01.

Demodulation in buffered mode occurs in the same way as in continuous mode. Received data is directly read from the FIFO and the **DATA** and **DCLK** pins are not used. Data and clock recovery in buffered mode is automatically enabled. **DCLK** is not externally available.

The pattern recognition block is automatically enabled in buffered mode. The **PATTERN** signal can be mapped to pin **IRQ0**. In buffered data mode RSSI operates the same way as in continuous data mode. However, **RSSI\_IRQ** may be mapped to **IRQ1** instead of to **IRQ0** in continuous mode.



### TRC103 RX FIFO Fill




Figure 12

## 3.6 Transmitting in Continuous or Buffered Data Modes

The transmitter operates in continuous data mode when the **MCFG01\_Mode [5]** bit is set to 0. Bit clock DCLK is available on pin **IRQ1**. Bits are clocked into the transmitter on the rising edge of this clock. Data must be stable 2  $\mu$ s before the rising edge of DCLK and must be held for 2  $\mu$ s following the rising edge of this clock ( $T_{SUDATA}$ ). To meet this requirement, data can be changed on the falling edge of DCLK. In FSK mode DCLK must be used but is optional in OOK mode.

The transmitter operates in buffered mode when the **MCFG01\_Mode [5]** bit is set to 1. Data to be transmitted is written to the 64-byte FIFO through the SPI interface. Data is loaded into a shift register which then passes the data bit-by-bit to the modulator. FIFO operation in transmit mode is similar to receive mode. Transmission can start immediately after the first byte of data is written into the FIFO or when the FIFO is full, as determined by the **IRQCFG0E\_Start\_Full** bit setting. If the transmit FIFO is full, the interrupt signal **IRQCFG0D\_FIFOFULL** is asserted on pin **IRQ1**. If data is written into the FIFO while it is full, the flag **IRQCFG0D\_FIFO\_OVR** will be set to 1 and the previous FIFO contents will be overwritten. The **IRQCFG0D\_FIFO\_OVR** flag is cleared by writing a 1 to it. At the same time the contents of the FIFO are cleared. Once the last data in the FIFO is loaded into the shift register, the flag **IRQCFG0D\_nFIFOEMPTY** is set to 1 on pin **IRQ0**. If new data is not written in the FIFO and the last bit of the shift register has been transferred to the modulator, the **IRQCFG0E\_TX\_STOP** bit goes high and the data seen by the modulator is the last bit sent. If the transmitter is switched off (e.g., entry into another mode), the transmission will stop immediately even if there is still unsent data in the shift register. In transmit mode the two interrupt signals are **IRQ0** and **IRQ1**. **IRQ1** is mapped to **IRQCFG0D\_FIFOFULL** signal indicating that the transmission FIFO is full when **IRQCFG0D\_TX\_IRQ1** is set to 0 and to **IRQCFG0E\_TX\_STOP** when **IRQCFG0D\_TX\_IRQ1** is set to 1. **IRQ0** is mapped to the **IRQCFG0D\_nFIFOEMPTY** signal. This signal is used to indicate that the transmitter FIFO is empty and must be refilled with data to continue data transmission.

## 3.7 IRQ0 and IRQ1 Mapping

In receive, two lines are dedicated to host microcontroller interrupts or signaling. The interrupts are **IRQ0** and **IRQ1** and each have four selectable sources. Tables 8 and 9 below summarize the interrupt mapping in continuous and buffered data modes (**MCFG01\_Packet\_Hdl\_en = 0**):

IRQCFG0D_RX_IRQ0	Mode	IRQ0	IRQ0 Interrupt Source
00	1	Output	None
01	1	Output	Mapped to Write_byte
10	1	Output	Mapped to IRQCFG0D_nFIFOEMPTY
11	1	Output	Mapped to Pattern
00	0	Output	Mapped to Pattern
01	0	Output	Mapped to RSSI_IRQ
10	0	Output	Mapped to Pattern
11	0	Output	Mapped to Pattern

Table 8

IRQCFG0D_RX_IRQ1	Mode	IRQ1	IRQ1 Interrupt Source
00	1	Output	None
01	1	Output	Mapped to IRQCFG0D_FIFOFULL
10	1	Output	Mapped to RSSI_IRQ
11	1	Output	Mapped to FIFO_Int_Rx
00	0	Output	DCLK Output
01	0	Output	DCLK Output
10	0	Output	DCLK Output
11	0	Output	DCLK Output

Table 9

Tables 10 and 11 describe the interrupts available in receive when the packet data mode is enabled:

IRQCFG0D_RX_IRQ0	IRQ0	IRQ0 Int Source
00	Output	Data_Rdy
01	Output	Write_byte
10	Output	IRQCFG0D_nFIFOEMPTY
11	Output	Pattern or ADDR5_match (PKTCFG1E_ADDR5_cmp enabled)

Table 10

IRQCFG0D_RX_IRQ1	IRQ1	IRQ1 Interrupt Source
00	Output	CRC successful
01	Output	IRQCFG0D_FIFOFULL
10	Output	RSSI_IRQ
11	Output	FIFO_Int_Rx

Table 11

Tables 12 and 13 describe the interrupts available in transmit mode:

IRQCFG0E_Start_Full	IRQ0	IRQ0 Int Source
0	Output	FIFO_Int_Tx
1	Output	IRQCFG0D_nFIFOEMPTY

Table 12

IRQCFG0D_TX_IRQ1	IRQ1	IRQ1 Int Source
0	Output	<b>FIFOFULL</b>
1	Output	<b>IRQCFG0E_TX_STOP</b>

Table 13

### 3.8 Buffered Clock Output

The buffered clock output is a signal derived from  $F_{XTAL}$ . It can be used as a reference clock for the host microcontroller and is output on the **CLKOUT** pin. The **OSCFG1B\_Clkout\_En** bit controls the **CLKOUT** pin. When this bit is set to 1, **CLKOUT** is enabled, otherwise it is disabled. The output frequency of **CLKOUT** is defined by the value of the **OSCFG1B\_Clk\_freq[6..2]** parameter which gives the frequency divider ratio applied to  $F_{XTAL}$ . Refer to Table 42 for programming details. Note: **CLKOUT** is disabled when the TRC103 is in sleep mode. If sleep mode is used, the host microcontroller must have provisions to run from its own clock source.

### 3.9 Packet Data Mode

The TRC103 provides optional on-chip RX and TX packet handling features. These features ease the development of packet oriented wireless communication protocols and free the MCU resources for other tasks. The options include enabling protocols based on fixed and variable packet lengths, data scrambling, CRC checksum calculations, and received packet filtering. All the programmable parameters of the packet handler are accessible through the **PKTCFG** configuration registers of the device. The packet handling mode is enabled when the register bit **MCFG01\_Packet\_Hdl\_En** is set to 1.


The packet handler supports two types of packet formats: fixed length packets and variable length packets, selectable by the **PKTCFG1E\_Pkt\_mode** bit. The maximum size of the packet/payload is limited by the size of the FIFO selected. Since the size of the FIFO can be configured as 16, 32, 48 or 64 bytes, the size of the maximum payload allowed in each case is equal to the FIFO size selected.

#### 3.9.1 Fixed Length Packet Mode

The fixed length packet mode is selected by setting the **PKTCFG1E\_Pkt\_mode** bit to 0. In this mode the length of the packet is set by the **PKTCFG1C\_Pkt\_len[6..0]** register up to the size of the FIFO which has been selected.

The length stored in this register is the length of the payload which includes the message and optional address byte. The fixed length packet format shown in Figure 13 is made up of the following fields:

1. Preamble
2. Start Pattern (network ID)
3. Node address byte (optional)
4. Data bytes
5. Two-byte CRC checksum (optional)




The Preamble, Start Pattern and CRC bytes are added to the packet by the TRC103 during transmit and removed from the packet during receive.

Figure 13

### 3.9.2 Variable Length Packet Mode

The variable length packet mode is selected by setting bit **PKTCFG1E\_Pkt\_mode** to 1. The packet format shown in Figure 14 is programmable and is made up of the following fields:

1. Preamble
2. Start Pattern (network ID)
3. Length byte
4. Node address byte (optional)
5. Data bytes
6. Two-byte CRC checksum (optional)



The Preamble, Start Pattern and CRC bytes are added to the packet by the TRC103 during transmit and removed from the packet during receive.

Figure 14

In variable length packet mode, the length of the packet or payload is given by the first byte written to the FIFO. The length byte itself is not included while calculating the payload length. The **PKTCFG1C\_Pkt\_len[6..0]** parameter is used to set the maximum packet length allowed in the receiver. All received packets having lengths greater than this maximum are discarded.

### 3.9.3 Packet Payload Processing in Transmit and Receive

The TRC103 packet handler constructs transmit packets using the payload in the FIFO. In receive, it processes the packets and extracts the payload to the FIFO. Packet processing in transmit and receive are detailed below.

For transmit, the packet handler adds the following fields and processing to the payload in the FIFO:

1. One to four preamble bytes (programmable and usually set to 3 or 4 bytes)
2. One to four start pattern bytes (programmable and usually set to at least 2 bytes)
3. Optional CRC checksum calculated over the FIFO payload and appending to the end of the packet
4. Optional Manchester encoding or DC-balanced scrambling

The payload in the FIFO may contain one or both of the following optional fields:

1. A length byte if the variable packet length mode is selected
2. A node address byte

The way transmission is initiated depends on the configuration set by the user and the value of the **IRQCFG0E\_Start\_Full** bit.

If the FIFO is filled while transmit mode is enabled, and if **IRQCFG0E\_Start\_Full** is set to 1, the modulator waits until the first byte is written into the FIFO, then it starts sending the preamble followed by the start pattern and the user payload. If **IRQCFG0E\_Start\_Full** is set to 0 in the same conditions, the modulator waits until the number of bytes written in the FIFO is equal to the number defined in the register **MCFG05\_FIFO\_thresh[5..0]**.

Data to be transmitted can also be written in the FIFO during standby mode. In this case, the data is automatically transmitted when the transmit mode is enabled and the transmitter reaches its steady state.

If CRC is enabled, the CRC checksum is calculated over the FIFO. This 16-bit checksum is sent after the bytes in the FIFO. If Manchester encoding or scrambling is enabled, all data except the preamble and start pattern is encoded or scrambled before transmission. Note that the length byte in the FIFO determines the length of the packet to be sent and **PKTCFG1C\_Pkt\_len[6..0]** parameter is not used in transmit.

In receive the packet handler retrieves the payload by performing the following steps:

1. Data and clock recovery synchronization to the preamble
2. Start pattern detection
3. Optional address byte check
4. Error detection through CRC

When receive mode is enabled, the demodulator detects the preamble followed by the start pattern. If fixed length packet format is enabled, then the number of bytes received as the payload is given by the **PKTCFG1C\_Pkt\_len[6..0]** parameter.

In variable length packet mode the first byte received after the start pattern is interpreted as the length of the received packet. An internal length counter is initialized to this length. The **PKTCFG1C\_Pkt\_len[6..0]** register is set to a value which is equal to or greater than the maximum expected length of the received packet. If the length of a received packet is greater than the maximum length stored in the **PKTCFG1C\_Pkt\_len[6..0]** register, the packet is discarded. Otherwise the received packet is stored in the FIFO.

If address check is enabled, the second byte received in the variable length mode or the first byte in the fixed length mode is interpreted as the node address. If this matches to the byte in **PKTCFG1D\_Node\_addrs[7..0]**, reception of the packet continues, otherwise it is stopped. The CRC check is performed if **PKTCFG1E\_CRC\_En** is set to 1. The CRC result is loaded in the **PKTCFG1E\_CRC\_stat** bit, along with an interrupt on **IRQ1** indicating that the CRC was successful. An interrupt (**Data\_rdy**) is also generated on **IRQ0** as soon as the payload is available in the FIFO. The FIFO can be read in standby mode by setting **PGCFG1F\_RnW\_FIFO** to 1.

If the CRC fails, the **Data\_rdy** interrupt is not generated and the FIFO is cleared. This function can be overridden by setting **PGCFG1F\_CRCclr\_auto** to 1, forcing the availability of **Data\_rdy** interrupt and preserving the payload in the FIFO even if the CRC fails.

### 3.9.4 Packet Filtering

Received packets can be filtered based on two criteria: length filtering and address filtering.

In variable length packet format, the **PKTCFG1C\_Pkt\_len[6..0]** stores the maximum packet length permitted. If the received packet length is greater than this value, then the packet is discarded.

Address filtering is enabled by setting parameter **PKTCFG1E\_Addrs\_cmp[2..1]** to any value other than 00, i.e., 01, 10 or 11. These settings enable the following three options:

**PKTCFG1E\_Addrs\_cmp[2..1] = 01:**

This configuration activates the address filtering function on the packet handler and the received address byte is compared with the address in the **PKTCFG1D\_Node\_addrs[7..0]** register. If both address bytes are the same, the received packet is for the current destination and is stored in FIFO. Otherwise it is discarded. An interrupt (**Addr\_match**) is generated on **IRQ1** if the address comparison is successful.

**PKTCFG1E\_Addrs\_cmp[2..1] = 10:**

In this configuration the received address is compared to both the **PKTCFG1D\_Node\_addr[7..0]** register and constant 0x00. If the received address byte matches either value, the packet is accepted. An interrupt (**Addr\_match**) is generated on **IRQ1** if the address comparison was successful. The 0x00 address is useful for sending broadcast packets.

**PKTCFG1E\_Addrs\_cmp[2..1] = 11:**

In this configuration the packet is accepted if the received address matches the **PKTCFG1D\_Node\_addr[7..0]** register, 0x00 or 0xFF. An interrupt (**Addr\_match**) is generated on **IRQ1** if the address comparison was successful. The 0x00 and 0xFF addresses are useful for sending two types of broadcast packets.

### 3.9.5 Cyclic Redundancy Check

The CRC check is enabled by setting the **PKTCFG1E\_CRC\_En** bit to 1. A 16-bit CRC checksum is calculated on the payload part (FIFO) of the packet and is appended to the end of the transmitted message. The CRC checksum is calculated on the received payload and compared to the transmitted CRC. The result of the comparison is stored in the **PKTCFG1E\_CRC\_stat** bit and an interrupt is generated on **IRQ0**. The CRC is based on the CCITT polynomial as shown in Figure 15. The CRC also detects errors due to leading and trailing zeros.




Figure 15

### 3.9.6 Manchester Encoding

Manchester encoding is enabled by setting the **PKTCFG1C\_Man\_en** bit to 1, and can only be used in packet data mode (**MCFG01\_Packet\_Hdl\_En = 1**). Figure 16 illustrates Manchester encoding. NRZ data is converted to Manchester by encoding 1 bits as 10 chip sequences, and 0 bits as 01 chip sequences. Manchester encoding guarantees DC-balance and frequent data transitions in the encoded data. Note the maximum Manchester chip rate corresponds to the maximum bit rate given in the specifications in Table 50.




Figure 16

In transmit, Manchester encoding is applied only to the payload and CRC parts of the packet. The receiver decodes the payload and CRC before performing other packet processing tasks.

### 3.9.7 DC-Balanced Scrambling

A payload may contain long sequences of 1 or 0 bits. These sequences would introduce DC biases in the transmitted signal, causing a non-uniform power distribution spectrum. These sequences would also degrade the performance of the demodulation and data and clock recovery functions in the receiver. System performance can be enhanced if the payload bits are randomized to reduce DC biases and increase the number of bit transitions.

As discussed above, DC-balanced data can be obtained by using Manchester encoding, which ensures that there are no more than two consecutive 1's or 0's in the transmitted data. However, this reduces the effective bit-rate of the system because it doubles the amount of data to be transmitted.

Another technique called scrambling (whitening) is widely used for randomizing data before radio transmission. The data is scrambled using a random sequence on the transmit side and then descrambled on the receive side using the same sequence.

The TRC103 packet handler provides a mechanism for scrambling the packet payload. A 9-bit LFSR is used to generate a random sequence. The payload and the 16-bit CRC checksum are XOR'd with this random sequence as shown in Figure 17. The data is descrambled on the receiver side by XORing with the same random sequence. The scrambling/descrambling process is enabled by setting the **PKTCFG1E\_Scrmb\_En** bit to 1.




Figure 17

### 3.10 SPI Configuration Interface

The TRC103 contains two SPI-compatible interfaces, one to read and write the configuration registers, the other to read and write FIFO data. Both interfaces are configured in slave mode and share the same pins: SDO (SPI Slave Data Out), SDI (SPI Slave Data In), and SCK (Serial Clock). Two pins are provided to select the SPI connection. The nSS\_CONFIG pin allows access to the configuration registers and the nSS\_DATA pin allows access to the FIFO. Figure 18 shows a typical connection between a host microcontroller and the SPI interface.

## TRC103 - Microcontroller Signal Connections




Figure 18

A byte transmission can be seen as a rotate operation between the value stored in an 8-bit shift register in the master device (host microcontroller) and the value stored in an 8-bit shift register in the transceiver. The **SCK** line is used to synchronize both SPI bit transfers. Data is transferred full-duplex from master to slave through the **SDI** line and from slave to master through the **SDO** line. The most significant bit is always sent first. In both directions the rising **SCK** edge is used to sample a bit, and the falling **SCK** edge shifts the bits through the shift register.

The **nSS\_CONFIG** or **nSS\_DATA** signals are asserted by the master device and should remain low during a byte transmission. The transmission is synchronized by these **nSS\_CONFIG** or **nSS\_DATA** signals. While the **nSS\_CONFIG** or **nSS\_DATA** is set to 1, the counters controlling transmission are reset. Reception starts with the first clock cycle after the falling edge of **nSS\_CONFIG** or **nSS\_DATA**. If either signal goes high during a byte transmission the counters are reset and the byte must be retransmitted.

The configuration interface is selected if **nSS\_CONFIG** is low even if the TRC103 is in buffered mode and **nSS\_DATA** is low (**nSS\_CONFIG** has priority). To configure the transceiver two bytes are required. The first byte contains a 0 start bit, R/W information (1 = read, 0 = write), 5 bits for the address of the register and a 0 stop bit. The second byte contains the data to be sent in write mode or the new address to read from in read mode.

### Single Byte Configuration Register Write




Figure 19



Figure 19 shows the timing diagram for a single byte write sequence to the TRC103 through the SPI configuration interface. Note that **nSS\_CONFIG** must remain low during the transmission of the two bytes (address and data). If it goes high after the first byte, then the next byte will be considered as an address byte. When writing more than one register successively, **nSS\_CONFIG** does not need to have a high-to-low transition between two write sequences. The bytes are alternatively considered as an address byte followed by a data byte.

The read sequence through the SPI configuration interface is similar to the write sequence. The host micro-controller sends the address during the first SPI communication and then reads the data during a second SPI communication. Note that the SDI input is not used during the second SPI communication. Figure 20 shows the timing diagram for a single byte read sequence from the TRC103 through the SPI.




Figure 20

### 3.11 SPI Data FIFO Interface

When the transceiver is used in buffered or packet data mode, data is written to and read from the FIFO through the SPI interface. Two interrupts, **IRQ0** and **IRQ1**, are used to manage the transfer procedure.

When the transceiver is operating in buffered or packet data mode, the FIFO interface is selected when **nSS\_DATA** is set to 0 and **nSS\_CONFIG** is set to 1. SPI operations with the FIFO are similar to operations with the configuration registers with two important exceptions. First, no addresses are used with the FIFO, only data bytes are exchanged. Second, **nSS\_DATA** must be toggled high and back low between data bytes when writing to the FIFO or reading from the FIFO. Toggling **nSS\_DATA** indexes the access pointer to each byte in the FIFO in lieu of using explicit addressing. Figure 21 shows the timing diagram for a multiple-byte write sequence to the TRC103 during transmit, and Figure 22 shows the timing for a multi-byte read sequence.




Figure 21

### TRC103 Data Read from FIFO





Figure 22

## 4 Configuration Register Memory Map

Register names are based on the function name and address location for easy reference:



0x1F	PGCFG1F
	PKTCFG1E
	PKTCFG1D
0x1C	PKTCFG1C
0x1B	OSCFG1B
0x1A	TXCFG1A
	SYNCFG19
	SYNCFG18
	SYNCFG17
0x16	SYNCFG16
	RXCFG15
	RXCFG14
	RXCFG13
	RXCFG12
	RXCFG11
0x10	RXCFG10
	IRQCFG0F
	IRQCFG0E
0x0D	IRQCFG0D
	MCFG0C
	MCFG0B
	MCFG0A
	MCFG09
	MCFG08
	MCFG07
	MCFG06
	MCFG05
	MCFG04
	MCFG03
	MCFG02
	MCFG01
0x00	MCFG00

Table 14

## 4.1 Main Configuration Registers (MCFG)

Power up default setting are shown in **bold**:

### 0x00 - MCFG00 [default 28h]

Name	Bits	R/W	Description
Chip_Mode(7..5)	7,6,5	r/w	Transceiver chip mode: 000 → Sleep mode <b>001 → Stand-by mode</b> 010 → Frequency synthesizer mode 011 → Receive mode 100 → Transmit mode 101, 100, 111 → not used
Band (4..3)	4,3	r/w	Frequency band: 00 → 902-915 MHz <b>01 → 915-928 MHz</b> 10 → 950-960 MHz (863-870 MHz with alternate VCO tank) 11 → not used
Trim_Band(2..1)	2,1	r/w	PLL tune offset voltage (VCO trim): <b>00 → 0 mV</b> 01 → 60 mV 10 → 120 mV 11 → 180 mV
RF_Frequency	0	r/w	Selection between two RF frequencies as defined by SynthRx, SynthPx, and SynthSx registers: <b>0 → frequency 1</b> 1 → frequency 2

Table 15

### 0x01 - MCFG01 [default 88h]

Name	Bits	R/W	Description
FSK_OOK(7..6)	7,6	r/w	TX/RX modulation: 00 → Reset 01 → OOK <b>10 → FSK</b> 11 → not used
Mode	5	r/w	Enable data mode: <b>0 → Continuous Mode</b> 1 → Buffered Mode
RX_OOK(4..3)	4,3	r/w	RX OOK threshold mode: 00 → Fixed Threshold <b>01 → Peak Mode</b> 10 → AVG Mode 11 → not used
Packet_Hdl_En	2	r/w	Enable packet handling: <b>0 → Disabled</b> ; mode selected by mode bit above 1 → Enabled
IF_Gain(1..0)	1,0	r/w	Gain (AGC) on IF chain in IF amplifier: <b>00 → maximum IF gain</b> 01 → -4.5 dB below maximum 10 → -9 dB below maximum 11 → -13.5 dB below maximum

Table 16

**0x02 - MCFG02 [default 03h]**

Name	Bits	R/W	Description
Freq_Dev(7..0)	7..0	r/w	Frequency deviation: $F_{DEV} = F_{XTAL}/(32 \cdot (R+1))$ where R is the Freq_Dev register value, $F_{DEV}$ and $F_{XTAL}$ are in kHz, $0 \leq R \leq 255$ <b>Freq_Dev default = 3, <math>F_{DEV} = 100</math> kHz for <math>F_{XTAL} = 12,800</math> kHz</b>

Table 17

**0x03 - MCFG03 [default 07h]**

Name	Bits	R/W	Description
-	7		Not used
Bit_Rate(6..0)	6..0	r/w	$BR = F_{XTAL}/(64 \cdot (D + 1))$ , where D is the Bit_Rate value and bit rate BR and $F_{XTAL}$ are in kHz $0 \leq D \leq 127$ for FSK, $5 \leq D \leq 127$ for OOK <b>Bit_Rate default = 7, BR = 25 kb/s for <math>F_{XTAL} = 12,800</math> kHz</b>

Table 18

**0x04 - MCFG04 [default 01h]**

Name	Bits	R/W	Description
OOK_Thresh(7..0)	7..0	r/w	OOK fixed threshold or minimum threshold in peak mode. Default is 6 dB. 00000000b → 0 dB 00000001b → 0.5 dB <b>00001100b → 6 dB</b> 11111111b → 127 dB

Table 19

**0x05 - MCFG05 [default 0Fh]**

Name	Bits	R/W	Description
FIFO_depth(7..6)	7,6	r/w	Configures the size of the FIFO: <b>00 → 16 bytes</b> 01 → 32 bytes 10 → 48 bytes 11 → 64 bytes
FIFO_thresh(5..0)	5..0	r/w	Number of bytes to be written in the FIFO to activate the FIFO_Int_Tx and FIFO_Int_Rx interrupts. Number of bytes = B + 1, where B is the register value. <b>FIFO_thresh default = 15, Number of bytes = 16</b>

Table 20

**0x06 - MCFG06 [default 77h]**

Name	Bits	R/W	Description
SynthR1(7..0)	7..0	r/w	RF frequency 1, X counter <b>R1 = 0x77 (01110111) for 915 MHz</b>

Table 21

**0x07 - MCFG07 [default 64h]**

Name	Bits	R/W	Description
SynthP1(7..0)	7..0	r/w	RF frequency 1, Y counter <b>P1 = 0x64 (01100100) for 915 MHz</b>

Table 22

**0x08 - MCFG08 [default 32h]**

Name	Bits	R/W	Description
SynthS1(7..0)	7..0	r/w	RF frequency 1, Z counter <b>S1 = 0x32 (00110010) for 915 MHz</b>

Table 23

**0x09 – MCFG09 [default 74h]**

Name	Bits	R/W	Description
SynthR2(7..0)	7..0	r/w	RF frequency 2, X counter <b>R2 = 0x74 (01110100b) for 920 MHz</b>

Table 24

**0x0A – MCFG0A [default 62h]**

Name	Bits	R/W	Description
SynthP2(7..0)	7..0	r/w	RF frequency 2, Y counter <b>P2 = 0x62 (01100010b) for 920 MHz</b>

Table 25

**0x0B – MCFG0B [default 32h]**

Name	Bits	R/W	Description
SynthS2(7..0)	7..0	r/w	RF frequency 2, Z counter <b>S2 = 0x32 (00110010b) for 920 MHz</b>

Table 26

**0x0C – MCFG0C [default 18h]**

Name	Bits	R/W	Description
-	7,6,5		Not used
PA_ramp(4..3)	4,3	r/w	Rise/fall time control of Power Amplifier in OOK mode: 00 → 3 μs 01 → 8.5 μs 10 → 15 μs <b>11 → 23 μs</b>
-	2,1,0		Not used

Table 27

## 4.2 Interrupt Configuration Registers (IRQCFG)

### 0x0D - IRQCFG0D [default 00h]

Name	Bits	R/W	Description
RX_IRQ0(7..6)	7,6	r/w	<p>IRQ0 source in receive mode:</p> <p>1- Continuous data mode (MCFG01_Mode = 0), packet handler disabled (MCFG01_Packet_Hdl_En = '0'):</p> <p><b>00</b> → <b>IRQ0 mapped to pattern signal</b></p> <p>01 → IRQ0 mapped to RSSI_IRQ</p> <p>10,11 → IRQ0 mapped to pattern signal</p> <p>2- In buffered data mode (MCFG01_Mode = 1):</p> <p><b>00</b> → <b>IRQ0 set to 0</b></p> <p>01 → IRQ0 mapped to Write_byte signal</p> <p>10 → IRQ0 mapped to nFIFOEMPTY signal</p> <p>11 → IRQ0 mapped to pattern signal</p> <p>3- If packet handler enabled (MCFG01_Packet_Hdl_En = 1):</p> <p><b>00</b> → <b>IRQ0 mapped to Data_Rdy signal</b></p> <p>01 → IRQ0 mapped to Write_byte signal</p> <p>10 → IRQ0 mapped to nFIFOEMPTY signal</p> <p>11 → IRQ0 mapped to pattern or Addr_match (if address compare enabled) signal.</p>
RX_IRQ1(5..4)	5,4	r/w	<p>IRQ1 source in receive mode.</p> <p>1- If in continuous data mode (MCFG01_Mode = 0) and packet handler is disabled (MCFG01_Packet_Hdl_En = 0):</p> <p><b>00</b> → <b>IRQ1 mapped to DCLK signal</b></p> <p>01,10,11 → IRQ0 mapped to DCLK signal</p> <p>2- If in buffered data mode (MCFG01_Mode = 1):</p> <p><b>00</b> → <b>IRQ1 set to 0</b></p> <p>01 → IRQ1 mapped to FIFOFULL signal</p> <p>10 → IRQ1 mapped to RSSI_IRQ signal</p> <p>11 → IRQ1 mapped to FIFO_Int_Rx signal</p> <p>3- If packet handler enabled (MCFG01_Packet_Hdl_En = 1):</p> <p><b>00</b> → <b>IRQ1 mapped to CRC_OK signal</b></p> <p>01 → IRQ1 mapped to FIFOFULL signal</p> <p>10 → IRQ1 mapped to RSSI_IRQ signal</p> <p>11 → IRQ1 mapped to FIFO_Int_Rx signal</p>
TX_IRQ1	3	r/w	<p>IRQ1 source in transmit mode.</p> <p>If in continuous mode (MCFG01_Mode = 0) and packet handler disabled (MCFG01_Packet_Hdl_En = 0):</p> <p><b>0 or 1</b> → <b>IRQ1 mapped to IRQ1/DCLK signal</b></p> <p>0 or 1 → IRQ0 is set to 0</p> <p>If in buffered data mode (MCFG01_Mode = 1) <u>or</u> packet handler is enabled (MCFG01_Packet_Hdl_En = 1):</p> <p><b>0</b> → <b>IRQ1 mapped to FIFOFULL signal</b></p> <p>1 → IRQ1 is mapped to IRQCFG0E_TX_STOP signal</p> <p><b>Note: IRQ0 mapped as follows for transmit mode:</b></p> <p><b>If in buffered data mode (MCFG01_Mode = 1):</b></p> <p><b>IRQ0 mapped to nFIFOEMPTY signal (default)</b></p> <p><b>If packet handler enabled (MCFG01_Packet_Hdl_En = 1):</b></p> <p><b>IRQ0 mapped to FIFO_Int_Tx signal if IRQCFG0E_Start_Full = 0</b></p> <p><b>IRQ0 mapped to nFIFOEMPTY signal if IRQCFG0E_Start_Full = 1</b></p>
FIFOFULL	2	r	FIFO full (IRQ source)
nFIFOEMPTY	1	r	FIFO empty (IRQ source)
FIFO_OVR	0	r/w/c	FIFO overrun error. Write a 1 to this bit to reset it and clear the FIFO.

Table 28

**0x0E - IRQCFG0E [default 00h]**

Name	Bits	R/W	Description
Start_Fill	7	r/w	FIFO fill mode selection: <b>0</b> → FIFO starts filling when start pattern is recognized 1 → FIFO fills as long as IRQCFG0E_Start_Det is 1
Start_Det	6	r/w	Start of FIFO fill: <b>If Start_Fill = 0, goes high when start pattern recognized. Write a 1 to reset the start pattern recognition.</b> If Start_Fill = 1 <b>0</b> → Stop filling FIFO 1 → Start filling FIFO
TX_STOP	5	r	Transmission stopped (IRQ source) 0 → Transmitting all pending bits in FIFO 1 → All bits in FIFO transmitted
Start_Full	4	r/w	If in buffered data mode (MCFG01_Mode = 1): <b>0</b> → Start transmit when FIFO is full* 1 → Start transmit when IRQCFG0D_nFIFOEMPTY = 1 If packet handler enabled (MCFG01_Packet_Hdl_En = 1): <b>0</b> → Start transmit when # bytes equal or greater than MCFG05_FIFO_thresh value 1 → Start transmit when IRQCFG0D_nFIFOEMPTY = 1
RSSI_Int	3	r/w	Enables IRQCFG0E_SIG_DETECT when IRQCFG0F_RSSI_thld is tripped: <b>0</b> → Disable interrupt 1 → Enable interrupt
SIG_DETECT	2	r/w/c	Detects a signal above the IRQCFG0F_RSSI_thld: 0 → Signal lower than threshold 1 → Signal equal or greater than the RSSI_thld level This bit must be cleared by writing a 1 to its location.
PLL_LOCK_ST	1	r/w/c	Detects the PLL lock status: <b>0</b> → PLL not locked 1 → PLL locked This bit latches high each time the PLL locks and must be cleared by writing a 1 to its location.
PLL_LOCK_EN	0	r/w	Enables the PLL_LOCK signal on Pin 23 0 → PLL_LOCK signal disabled, Pin 23 set high 1 → <b>PLL_LOCK signal enabled</b>

Table 29

**0x0F – IRQCFG0F [default 00h]**

Name	Bits	R/W	Description
RSSI_thld(7..0)	7..0	r/w	RSSI threshold level for interrupt. <b>RSSI_thld default is 0x00</b>

Table 30

### 4.3 Receiver Configuration Registers (RXCFG)

#### 0x10 – RXCFG10 [default A3h]

Name	Bits	R/W	Description
LP_filt(7..4)	7,6,5,4	r/w	Bandwidth of the low-pass filter. 0000 → 65 kHz 0001 → 82 kHz 0010 → 109 kHz 0011 → 137 kHz 0100 → 157 kHz 0101 → 184 kHz 0110 → 211 kHz 0111 → 234 kHz 1000 → 262 kHz 1001 → 321 kHz <b>1010 → 378 kHz</b> 1011 → 414 kHz 1100 → 458 kHz 1101 → 514 kHz 1110 → 676 kHz 1111 → 987 kHz
BW_filt(3..0)	3,2,1,0	r/w	Cutoff frequency of the receiver FSK Butterworth low-pass filters: $F_{CBW} = 200 * (F_{XTAL} / 12800) * (J + 1) / (F + 1)$ , where $F_{CBW}$ is the 3 dB cutoff frequency of the Butterworth filters in kHz, J is the integer value of BW_filt with a range of 0 to 15, and F is the integer value of the bit pattern in <b>RXCFG13</b> , which has a default value of 7. or Upper cutoff frequency of the OOK polyphase band-pass filters: $F_{CPP} = F_{OPP} + 200 * (F_{XTAL} / 12800) * (J + 1) / (F + 1)$ , where $F_{CPP}$ is the upper cutoff frequency of polyphase filters in kHz, $F_{OPP}$ is the center frequency of the OOK polyphase filters in kHz (see <b>RXCFG11</b> below), $F_{XTAL}$ is the crystal frequency in kHz, J is the integer value of BW_filt with the usable range of 0 to 1, and F is the integer value of the bit pattern in <b>RXCFG13</b> , which has a default value of 7. <b>BW_filt default = 0011b, <math>F_{CBW} = 100</math> kHz for a 12,800 kHz crystal and <math>RXCFG13 = 7</math></b>

Table 31

#### 0x11 – RXCFG11 [default 38h]

Name	Bits	R/W	Description
Polyfilt(7..4)	7,6,5,4	r/w	Center frequency of the polyphase filter: $F_{OPP} = 200 * (F_{XTAL} / 12800) * (L + 1) / (F + 1)$ , where $F_{OPP}$ is the center frequency of the OOK polyphase filter in kHz, $F_{XTAL}$ is the crystal frequency in kHz, L is the integer value of Polyfilt, and F is the integer value of the bit pattern in <b>RXCFG13</b> , which has a default value of 7 <b>Polyfilt default = 0011b, <math>F_{OPP} = 100</math> kHz for a 12,800 kHz crystal and <math>RXCFG13 = 7</math></b>
PA_reg	3	r/w	Power Amp Step regulation mode: 0 → Regulation disabled <b>1 → Regulation enabled</b>
-	2,1,0		Not used

Table 32



**0x12 – RXCFG12 [default 18h]**

Name	Bits	R/W	Description
Polyfilt_En	7	r/w	Polyphase filter enable: <b>0</b> → Polyphase filter disabled 1 → Polyphase filter enabled
DCLK_Dis	6	r/w	Data and clock recovery enable: <b>0</b> → Enabled 1 → Disabled
Recog	5	r/w	Start pattern recognition enable: <b>0</b> → Disabled 1 → Enabled
Pat_sz(4..3)	4,3	r/w	Reference pattern size: 00 → 8 bits 01 → 16 bits 10 → 24 bits <b>11 → 32 bits</b>
Ptol(2..1)	2,1	r/w	Pattern error tolerance limit: <b>00</b> → 0 errors 01 → 1 error 10 → 2 errors 11 → 3 errors
-	0	-	Not used

Table 33

**0x13 – RXCFG13 [default 07h]**

Name	Bits	R/W	Description
RFClkRef(7..0)	7..0	r/w	Reference clock counter/divider, $F_{REF}$ , for all digital circuitry: $F_{REF} = F_{XTAL}/(F+1)$ , $0 \leq F \leq 255$ , where F is the register value, $F_{REF}$ and $F_{XTAL}$ are in MHz <b>RFClkRef default = 0x07 (00000111b), <math>F_{REF} = 1.6</math> MHz for <math>F_{XTAL} = 12.8</math> MHz</b>

Table 34

**0x14 – RXCFG14 [default 00h]**

Name	Bits	R/W	Description
RSSI(7..0)	7..0	r	RSSI Output

Table 35

**0x15 – RXCFG15 [default 00h]**

Name	Bits	R/W	Description
OOK_step(7..5)	7,6,5	r/w	Reduction of max RSSI level in peak mode for OOK: <b>000</b> → <b>0.5 dB</b> 001 → 1.0 dB 010 → 1.5 dB 011 → 2.0 dB 100 → 3.0 dB 101 → 4.0 dB 110 → 5.0 dB 111 → 6.0 dB
OOK_length(4..2)	4,3,2	r/w	OOK peak mode update period: <b>000</b> → <b>once per chip period</b> 001 → once per 2 chip periods 010 → once per 4 chip periods 011 → once per 8 chip periods 100 → 2x per chip period 101 → 4x per chip period 110 → 8x per chip period 111 → 16x per chip period
OOK_IIR_coeff(1..0)	1,0	r/w	OOK IIR filter coefficients in AVG mode. Each 2-s filter stage has two programmable sets of coefficients - $F_{CAS}$ is the cutoff frequency for short averaging and $F_{CAL}$ is the cutoff frequency for long averaging (see Section 6.3.2): <b>00</b> → $F_{CAS} = \text{chip rate} / 8 * \pi$ (sets 1 and 1) 01 → $F_{CAS} = \text{chip rate} / 8 * \pi$ (sets 1 and 2) 10 → $F_{CAL} = \text{chip rate} / 32 * \pi$ (sets 2 and 1) 11 → $F_{CAL} = \text{chip rate} / 32 * \pi$ (sets 2 and 2)

Table 36

## 4.4 Start Pattern Configuration Registers (SYNCFG)

### 0x16 – SYNCFG16 [default 00h]

Name	Bits	R/W	Description
Sync_Pat3(7..0)	7..0	r/w	Start pattern most significant byte. <b>Default: 00000000b</b>

Table 37

### 0x17 – SYNCFG17 [default 00h]

Name	Bits	R/W	Description
Sync_Pat2(7..0)	7..0	r/w	Start pattern byte. <b>Default: 00000000b</b>

Table 38

### 0x18 – SYNCFG18 [default 00h]

Name	Bits	R/W	Description
Sync_Pat1(7..0)	7..0	r/w	Start pattern byte. <b>Default: 00000000b</b>

Table 39

### 0x19 – SYNCFG19 [default 00h]

Name	Bits	R/W	Description
Sync_Pat0(7..0)	7..0	r/w	Start pattern least significant byte. <b>Default: 00000000b</b>

Table 40

## 4.5 Transmitter Configuration Registers (TXCFG)

### 0x1A – TXCFG1A [default 70h]

Name	Bits	R/W	Description
TxInterpfilt(7..4)	7,6,5,4	r/w	Transmitter anti-aliasing filter cutoff frequency: $F_{CTX} = 200 * (F_{XTAL} / 12800) * (K + 1) / (F + 1)$ , where $F_{CTX}$ is the 3 dB bandwidth of the transmitter anti-aliasing filters in kHz, $F_{XTAL}$ is the crystal frequency in kHz, K is the integer value of TxInterpfilt, and F is the integer value of the bit pattern in <b>RXCFG13</b> , which has a default value of 7. <b>TxInterpfilt default = 0111b, <math>F_{CTX} = 200</math> kHz for <math>F_{XTAL} = 12800</math> kHz and <math>RXCFG13 = 7</math></b>
Pout(3..1)	3,2,1	r/w	Transmitter output power (approx 3 dB steps): <b>000 → Max</b> 001 → -3 dB 010 → -6 dB 011 → -9 dB 100 → -12 dB 101 → -15 dB Others → not used
-	0		Not used

Table 41

## 4.6 Oscillator Configuration Register (OSCFG)

### 0x1B – OSCFG1B [default BCh]

Name	Bits	R/W	Description
Clkout_En	7	r/w	Buffered Clock Output Enable: 0 → Disabled 1 → <b>Enabled</b>
Clk_Freq(6..2)	6..2	r/w	Buffered clock output frequency on pin CLKOUT: $F_{BCO} = F_{XTAL} / (2 * M)$ , where $F_{BCO}$ is the buffered clock output frequency in kHz, $F_{XTAL}$ is the crystal frequency in kHz and M is the value of Clk_Freq except if Clk_Freq is 0, $F_{BCO} = F_{XTAL}$ <b>Clk_Freq default: 01111, <math>F_{BCO} = 426.67</math> kHz for a 12,800 kHz crystal</b>
-	1,0		Not used

Table 42

## 4.7 Packet Handler Configuration Registers (PKTCFG)

### 0x1C – PKTCFG1C [default 00h]

Name	Bits	R/W	Description
Man_En	7	r/w	Manchester encoding/decoding enable: 0 → <b>Manchester encoding/decoding OFF</b> 1 → Manchester encoding/decoding ON
Pkt_len(6..0)	6..0	r/w	Packet length: packet size in fixed length mode and maximum packet size in variable length mode. <b>Pkt_len default: 000000b</b>

Table 43

### 0x1D – PKTCFG1D [default 00h]

Name	Bits	R/W	Description
Node_Addrs(7..0)	7..0	r/w	Node address used in filtering received packets in a network.

Table 44

**0x1E – PKTCFG1E [default 41h]**

Name	Bits	R/W	Description
Pkt_mode	7	r/w	Packet mode: <b>0</b> → Fixed length packet mode 1 → Variable length packet mode
Preamb_len(6..5)	6,5	r/w	Preamble Length: 00 → 1 byte 01 → 2 bytes <b>10 → 3 bytes</b> 11 → 4 bytes
Scrmb_En	4	r/w	DC-balanced scrambling enable: <b>0</b> → Scrambling OFF 1 → Scrambling ON
CRC_En	3	r/w	Cyclic Redundancy Check processing enable: <b>0</b> → CRC OFF 1 → CRC ON
ADDRS_cmp(2..1)	2,1	r/w	Address comparison for received packets: <b>00</b> → No comparison 01 → Compare with ADDR5_cmp only 10 → Compare with ADDR5_cmp and constant 0x00 11 → Compare with ADDR5_cmp and constants 0x00 or 0xFF
CRC_stat	0	r/w/c	Calculate CRC and check result: 0 → CRC failed 1 → CRC successful This bit must be cleared by writing a 1 to its location.

Table 45

**Page Configuration Register (PGCFG)****0x1F – PGCFG1F [default 00h]**

Name	Bits	R/W	Description
CRCclr_auto	7	r/w	Automatically clear FIFO if CRC fails (receive only): <b>0</b> → Clear FIFO if CRC fails 1 → Do not clear FIFO
RnW_FIFO	6	r/w	Selects read or write FIFO while in standby mode: <b>0</b> → Write FIFO 1 → Read FIFO
-	5,4,3,2		Not used
PAGE(1..0)	1,0	r/w	Register Page: <b>00</b> → Page 0 selected 01 → Not used 10 → Not used 11 → Not used

Table 46

## 5 Electrical Characteristics

### Absolute Maximum Ratings

SYMBOL	PARAMETER	NOTES	MIN	MAX	UNITS
VDD	Supply Voltage		-0.3	3.7	V
T <sub>STG</sub>	Storage Temperature		-55	+125	°C
ESD	JEDEC 22-A114 Class Rating	1,2			V
RF <sub>IN</sub>	Input Level			0	dBm

Table 47

### Recommended Operating Range

SYMBOL	PARAMETER	NOTES	MIN	MAX	UNITS
VDD	Positive Supply Voltage		2.1	3.6	V
Top	Operating Temperature		-40	+85	°C
RFIN	Input Level		-	0	dBm

#### NOTES:

1. Pins 3,4,5,27,28,29,31 comply with Class 1A.
2. All other pins comply with Class 2.

Table 48

## 5.1 DC Electrical Characteristics

(Min/max values are valid over the recommended operating range Vdd = 2.1-3.6V. Typical conditions: T<sub>o</sub> = 25°C; V<sub>DD</sub> = 3.3 V. The electrical specifications given below are valid for a crystal having the specifications given in Table 3.)

PARAMETER	SYM	NOTES	MIN	TYP	MAX	UNITS	Test Condition
Sleep Mode Current	I <sub>S</sub>			0.2	1	μA	
Standby Mode Current	I <sub>SB</sub>	Crystal Oscillator Running		55	80	μA	
Synthesizer Mode Current	I <sub>FM</sub>	Osc. & Synthesizer Running		1.3	1.7	mA	
Receiver Mode Current	I <sub>RX</sub>	All Receiver Blocks Running		3.5	4.0	mA	
Transmitter Mode Current	I <sub>TX</sub>	Pout = +10 dBm		25	30	mA	
		Pout = +1 dBm		16	21		
Reset Threshold	V <sub>POR</sub>			1.37		V	
Digital Input Low Level	V <sub>il</sub>				0.2*Vdd	V	
Digital Input High Level	V <sub>ih</sub>		0.8*Vdd			V	
Digital Input Current Low	I <sub>il</sub>		-1		1	μA	V <sub>il</sub> = 0 V
Digital Input Current High	I <sub>ih</sub>		-1		1	μA	V <sub>ih</sub> = Vdd, Vdd = 3.3 V
Digital Output Low Level	V <sub>ol</sub>				0.1*VDD	V	I <sub>ol</sub> = -1 mA
Digital Output High Level	V <sub>oh</sub>		0.9*Vdd			V	I <sub>oh</sub> = +1 mA

Table 49

## 5.2 AC Electrical Characteristics

(Min/max values are valid over the recommended operating range V<sub>DD</sub> = 2.1-3.6V. Typical conditions: T<sub>o</sub> = 25°C; V<sub>DD</sub> = 3.3 V. The electrical specifications given below are valid for a crystal having the specifications given in Table 3.)

RECEIVER						
PARAMETER	SYM	MIN	TYP	MAX	UNITS	Test Notes
RF Input Impedance			150		ohms	differential input
RF Input Power				0	dBm	above 0 dBm receiver input may be damaged
Receiver Noise Figure			8		dB	IC noise figure
FSK Receiver Bandwidth		50		250	kHz	Butterworth filter mode
OOK Receiver Bandwidth		50		400	kHz	polyphase filter mode
Receiver Sensitivity*			-112 -104 -108	-110 -102 -106	dBm	FSK: 10 <sup>-3</sup> BER, 2 kb/s, BW = 100 kHz, F <sub>DEV</sub> = ±50 kHz  FSK: 10 <sup>-3</sup> BER, 25 kb/s, BW = 100 kHz, F <sub>DEV</sub> = ±50 kHz  OOK: 10 <sup>-3</sup> BER, 2 kb/s
Blocking Immunity*			53		dB	signal strength of unmodulated blocking signal relative to desired signal, 1 MHz offset
Co-channel Rejection*			-12		dB	signal strength of modulated co-channel signal relative to desired signal
Adjacent Channel Rejection*		38	42		dB	signal strength of adjacent signal relative to desired signal, 600 kHz offset, modulation same as desired signal
FSK Bit Rate		1.56		100	kb/s	NRZ
OOK Bit Rate		1.56		32	kb/s	NRZ
RSSI Resolution			0.5		dB	
RSSI Accuracy			±3		dB	
RSSI Dynamic Range			70		dB	
Local Oscillator (LO) Emission			-65		dBm	

\*Receiver in-circuit performance with RFM recommended SAW filter and crystal.

Table 50

TRANSMITTER						
PARAMETER	SYM	MIN	TYP	MAX	UNITS	Test Notes
RF Output Impedance			150		ohms	differential output
Maximum RF Output Power*			+11		dBm	including SAW filter insertion loss
RF Output Power Range*			15		dB	programmable
Reference Spur*				-46	dBc	below carrier power, no modulation
2 <sup>nd</sup> & 3 <sup>rd</sup> Harmonic*				-36	dBm	no modulation
4 <sup>th</sup> and Higher Harmonics*				-40	dBm	no modulation
Phase Noise			-112	-105	dBc/Hz	at 600 kHz offset
FSK Deviation		33	50	200	kHz	programmable

\*Transmitter in-circuit performance with RFM recommended SAW filter and crystal.

Table 51

TIMING						
PARAMETER	SYM	MIN	TYP	MAX	UNITS	Test Condition
TX to RX Switch Time			250		μs	osc & freq synthesizer running
RX to TX Switch Time			90		μs	osc & freq synthesizer running
Sleep to RX				5	ms	SPI command to RX bit
Sleep to TX				5	ms	SPI command to TX bit
Sleep to Standby			1.5	5	ms	
Standby to Synthesizer Lock			500		μs	oscillator running
Standby to RX			500		μs	oscillator running
Standby to TX			500		μs	oscillator running
Freq Hop Time			180	400	μs	200 kHz hop
TX Rise/Fall Time				3	μs	programmable
T <sub>SUDATA</sub>		2	-	-	μs	setup and hold time for TX data in continuous mode

Table 52

PLL CHARACTERISTICS						
PARAMETER	SYM	MIN	TYP	MAX	UNITS	Test Condition
Crystal Oscillator Frequency		10	12.8	15	MHz	
PLL Lock Time, 10 kHz Settle			180		μs	200 kHz step
			200		μs	1 MHz step
			250		μs	5 MHz step
			280		μs	10 MHz step
			320		μs	20 MHz step
Frequency Synthesizer Step			12.5		kHz	varies depending on frequency
Crystal Load Capacitance		13.5	15	16.5	pF	
Crystal Oscillator Start-up Time			1.5	5	ms	from sleep mode
Synthesizer Wake-up Time			0.5	0.8	ms	crystal running, settling time to 10 kHz
Frequency Range		863	-	870	MHz	
		902	-	928		
		950	-	960		

Table 53

SPI TIMING						
PARAMETER	SYM	MIN	TYP	MAX	UNITS	DESCRIPTION
SCK for SPI_CONFIG		-	-	2	MHz	Max clock freq
SCK for SPI_DATA		-	-	1.6	MHz	Max clock freq
SPI_CONFIG T <sub>SU_SDI</sub>		250	-	-	ns	SPI_CONFIG setup time
SPI_DATA T <sub>SU_SDI</sub>		312	-	-	ns	SPI_DATA setup time
T <sub>SSCFG_L</sub>		500	-	-	ns	nSS_CONFIG low to SCK rising edge. SCK falling edge to nSS_CONFIG high.
T <sub>SSDAT_L</sub>		625	-	-	ns	nSS_DATA low to SCK rising edge. SCK falling edge to nSS_DATA high.
T <sub>SSCFG_H</sub>		500	-	-	ns	nSS_CONFIG rising to falling edge
T <sub>SSDAT_H</sub>		625	-	-	ns	nSS_DATA rising to falling edge

Table 54



## 6. TRC103 Design In Steps

Designing a TRC103 into an application consists of seven steps:

1. Select the frequency band for operation: 863-870, 902-928 or 950-960 MHz. This allows the frequency-specific hardware components for the TRC103 to be determined. These include the SAW filter and its matching components and the VCO tank inductors.
2. Select the modulation type, FSK or OOK, and the RF data bit rate. This allows the configuration of the TRC103 on-chip filters, the data and clock recovery circuitry and related parameters to be determined.
3. Select the radio regulation under which to operate. This allows the transmitter power level to be determined.
4. Select the frequency channel or channels to be used. This allows the configuration values for the frequency synthesizer to be tabulated.
5. Select the operating mode to be used: continuous, buffered or packet. For continuous mode, determine if the TRC103 internal data and clock recovery feature will be used. This allows the configuration of a number of mode-related registers in the TRC103 to be determined. For packet or buffered mode, select the data encoding, preamble length, start pattern, FIFO length and the mapping of the TRC103 host processor interrupts. For packet mode, select packet filtering options (address, CRC, etc.). From these decisions, values for the related configuration registers in the TRC103 can be determined.
6. If needed, prepare a battery power management strategy and determine when various system radios may be configured for low power consumption.
7. Based on the selections and determinations above, compile the configuration data to be stored in the host microcontroller to support TRC103 operation.

The details of each of these steps are discussed below.

### 6.1 Determining Frequency Specific Hardware Component Values

#### 6.1.1 SAW Filters and Related Component Values

RFM offers a low-loss SAW RF filter for each of the TRC103's operating bands. The part numbers for these SAW filters and the values of the related tuning components are given in Table 55 (see Figure 2 for component location). The SAW filters are designed to take advantage of the TRC103's differential output to achieve low insertion loss and high out-of-band rejection.

Band	SAW Filter	L1 & L4	L2 & L3	C4	L7	L8	C17
863-870 MHz	RF3501E	7.5 nH	short	not used	100 nH	3.9 nH	1 pF
902-928 MHz	SF2093E	ferrite bead	15 nH	1 pF	100 nH	not used	33 pF
950-960 MHz	RF3601E	5.1 nH	short	not used	100 nH	3.9 nH	1.2 pF

Table 55

#### 6.1.2 Voltage Controlled Oscillator Component Values

The TRC103 VCO requires four external components for operation, two tank circuit inductors and two power supply decoupling capacitors. It is important to use high-Q chip inductors in the tank circuit. This assures low phase noise VCO operation and minimum interference from signals near the TRC103's operating frequency due

to phase noise reciprocal mixing. The two tank circuit inductors have the same value, which depends on the band of operation and the PCB layout. Typical inductor values are given in Table 56:

Band	L5 & L6	Tolerance
863-870 MHz	6.2 nH	±5%
902-928 MHz	5.1 nH	±5%
950-960 MHz	4.7 nH	±5%

Table 56

The tank circuit inductors should be mounted close to their IC pads with the long axis of the coil at right angles to the edge of the IC where the pads are located. The decoupling capacitors should be positioned on each side of the tank circuit inductors. Other RF chokes and coils should be spaced somewhat away from the tank inductors and positioned at right angles to minimize coupling.

VCO frequency centering is checked by looking at the voltage between pads 6 and 7. The voltage should be 150 ±50 mV when the TRC103 is in transmit mode at a frequency near the center of the operating band. VCO frequency centering can be adjusted by changing the value of the tuning inductors and/or adjusting the VCO trim bits 1 and 2 in configuration register **MCFG00**. The trim bits adjust the tuning voltage in increments of about 60 mV. Increasing the value of the tuning inductors increases the tuning voltage between pads 6 and 7.

## 6.2 Determining Configuration Values for FSK Modulation

### 6.2.1 Bit Rate Related FSK Configuration Values

The TRC103 supports RF bit rates (data rates) from 1.5625 to 100 kb/s for FSK modulation. There are several considerations in choosing a bit rate. The sensitivity of the TRC103 decreases with increasing data rate. A bit rate should be chosen that is adequate but not higher than the application requires. The exception to this rule is when the TRC103 is operated as a frequency hopping spread spectrum transceiver in a noisy or crowded band. Running at a higher bit rate will allow a higher channel hopping rate, which provides more robust operation in a crowded band in tradeoff for less range under quiet band conditions.

The TRC103 RF bit rate is set by the value of the byte loaded in **MCFG03**. For the standard crystal frequency of 12.8 MHz:

$$BR = 12800 / (64 * (D + 1)), \text{ with } D \text{ in the range of } 0 \text{ to } 127$$

Where BR is the bit rate in kb/s and D is the integer stored in **MCFG03**. This configuration value supports both the data and clock recovery circuit in the receiver and the bit rate clocking in the transmitter modulator. Solving the equation above for D:

$$D = (12800 - 64 * BR) / 64 * BR$$

D must be an integer value, so BR is limited to 128 discrete values. If the value of D given in the above equation is not an integer for your desired bit rate, round the value of D down to the nearest integer. You can then calculate the nearest available bit rate equal to or greater than your desired bit rate.

Selection of the RF data rate allows a suitable FSK deviation to be determined. This, in turn, allows the configuration value for the anti-aliasing filters in the transmitter and the configuration values for the R-C and Butterworth low-pass filters in the receiver to be determined.

The minimum required deviation for good FSK performance is:

$$F_{DEV} = BR$$

Where  $F_{DEV}$  is the deviation in kHz and BR is the bit rate in kb/s. Specific to the TRC103, the minimum recommended deviation is  $\pm 33$  kHz, even at low data rates.  $F_{DEV}$  is configured with an integer R stored in **MCFG02**. For the standard crystal frequency of 12.8 MHz:

$$F_{DEV} = 12800 / (32 * (R + 1)), \text{ with the useable range of } R \text{ 1 to 11}$$

Where  $F_{DEV}$  is the deviation in kHz. Solving the equation above for R:

$$R = (12800 - 32 * F_{DEV}) / 32 * F_{DEV}$$

R must be an integer value, so  $F_{DEV}$  is limited to 11 discrete values. If the value of R given in the above equation is not an integer for your desired deviation, round the value of R down to the nearest integer and use this value to meet or exceed the minimum required deviation for the bit rate you are using.

Once BR and  $F_{DEV}$  have been determined, the bandwidths and related configuration values for the TRC103 filters can be determined. The recommended 3 dB bandwidth (cutoff frequency) for the transmitter anti-aliasing filters is:

$$F_{CTX} = 3 * F_{DEV} + 1.5 * BR$$

Where  $F_{CTX}$  is the 3 dB bandwidth of the transmitter anti-aliasing filters in kHz,  $F_{DEV}$  is the frequency deviation in kHz and BR is the bit rate in kb/s.  $F_{CTX}$  is configured with bits 7..4 in **TXCFG1A** and the byte in **RXCFG13**. For the standard crystal frequency of 12.8 MHz:

$$F_{CTX} = 200 * (K + 1) / (F + 1), \text{ with } K \text{ in the range of } 0 \text{ to } 15$$

Where  $F_{CTX}$  is the 3 dB bandwidth of the transmitter anti-aliasing filters in kHz, K is the integer value of the bit pattern in **TXCFG1A** bits 7..4, and F is the integer value of the bit pattern in **RXCFG13**, which has a default value of 7. Assuming this default value of F is used, the equation for determining K is:

$$K = (F_{CTX} - 25) / 25$$

K must be an integer value, so  $F_{CTX}$  is limited to 16 discrete values. If the value of K given in the above equation is not an integer for your desired deviation, round the value of K down to the nearest integer and use this value to set the bandwidth of the transmitter anti-aliasing filters.

The recommended 3 dB bandwidth for the receiver Butterworth filters is:

$$F_{CBW} = 2 * F_{DEV} + BR$$

Where  $F_{CBW}$  is the 3 dB bandwidth of the Butterworth filters in kHz,  $F_{DEV}$  is the frequency deviation in kHz and BR is the bit rate in kb/s. This equation assumes use of the high accuracy, low drift XTL1020 crystal. If an alternative crystal is used, add  $\frac{1}{2}$  the expected drift due to temperature and aging to the equation above.  $F_{CBW}$  is configured with bits 3..0 in **RXCFG10** and the byte in **RXCFG13**. For the standard crystal frequency of 12.8 MHz:

$$F_{CBW} = 200 * (J + 1) / (F + 1), \text{ with } J \text{ in the range of } 0 \text{ to } 15$$

Where  $F_{CBW}$  is the 3 dB bandwidth of the receiver Butterworth filters in kHz, J is the integer value of the bit pattern in **RXCFG10** bits 3..0, and F is the integer value of the bit pattern in **RXCFG13**, which has a default value of 7. Assuming this default value of F is used, the equation for determining J is:

$$J = (F_{CBW} - 25) / 25$$

J must be an integer value, so  $F_{CBW}$  is limited to 16 discrete values. If the value of J given in the above equation is not an integer for your deviation and bit rate, round the value of J down to the nearest integer and use this value to set the bandwidth of the receiver Butterworth filters for the bit rate you are using.

The recommended 3 dB bandwidth for the receiver R-C filters is:

$$F_{CRC} = 3.25 * F_{CBW}$$

Where  $F_{CRC}$  and  $F_{CBW}$  are in kHz.

The bandwidth of  $F_{CRC}$  is set by bits 7..4 in **RXCFG10**. The relationship of the R-C filter bandwidth to the integer value in **RXCFG10** bits 7..4 is given in Table 57. Where the calculated value for  $F_{CRC}$  falls between table values, use the higher table value.

Pattern of Bits 7..4	R-C Filter Bandwidth
0000	65 kHz
0001	82 kHz
0010	109 kHz
0011	137 kHz
0100	157 kHz
0101	184 kHz
0110	211 kHz
0111	234 kHz
1000	262 kHz
1001	321 kHz
1010	378 kHz
1011	414 kHz
1100	458 kHz
1101	514 kHz
1110	676 kHz
1111	987 kHz

Table 57

## 6.2.2 Determining Transmitter Power Configuration Values

European ETSI EN 300 220-1 regulates unlicensed fixed-frequency and FHSS radio operation in the 863-870 MHz band. A TRC103 transmitter power setting of 10 dBm can be used anywhere in this band, operating on either fixed-frequency or FHSS. Refer to EN 300 220-1 for additional details.

FCC 15.247 and Canadian RSS-210 A8.1 regulate unlicensed FHSS radio operation in the 902-928 MHz band. The TRC103's maximum transmitter power setting of 11 dBm can be used under both regulations.

FCC 15.249 and Canadian RSS-210 A2.9 regulate fixed-frequency unlicensed radio operation in the 902-928 MHz band. Under 15.249, the allowed transmitter field strength measured at 10 ft is 50,000  $\mu$ V/m. This level equates to a transmitter power level of approximately 1 dBm for a 1/4 wave antenna of typical efficiency.

The relationship of the transmitter power level to the integer value in **TXCFG1A** bits 3..1 is given in Table 58. There are six available power settings (approximate):

Pattern of Bits 3..1	Transmitter Power
000	11 dBm
001	8 dBm
010	5 dBm
011	2 dBm
100	-1 dBm
101	-4 dBm

Table 58

The highest power setting allowed is usually chosen unless the application operates at short range and minimum DC power consumption is critical. The 950-960 MHz band is a developing RFID allocation where regulations are still under refinement. Consult the latest regulations for this band when developing a 950-960 MHz application.

## 6.3 Determining Configuration Values for OOK Modulation

### 6.3.1 Bit Rate Related OOK Configuration Values

The TRC103 supports RF bit rates (data rates) from 1.5625 to 33.33 kb/s for OOK modulation. As with FSK modulation, there are several considerations in choosing an OOK data rate. The sensitivity of the TRC103 decreases with increasing bit rate. A bit rate should be chosen that is adequate but not higher than the application requires. The exception to this rule is when the TRC103 is operated as a frequency hopping spread spectrum transceiver in a noisy or crowded band. Running at a higher bit rate will allow a higher channel hopping rate, which provides more robust operation in a crowded band in tradeoff for less range under quiet band conditions.

The TRC103 RF bit rate is set by the value of the byte loaded in **MCFG03**. For the standard crystal frequency of 12.8 MHz:

$$BR = 12800 / (64 * (D + 1)), \text{ with the usable range of } D \text{ for OOK } 5 \text{ to } 127$$

Where BR is the bit rate in kb/s and D is the integer stored in **MCFG03**. This configuration value supports both the data and clock recovery circuit in the receiver and the bit rate clocking in the transmitter modulator. Solving the equation above for D:

$$D = (12800 - 64 * BR) / 64 * BR$$

D must be an integer value, so BR is limited to 123 discrete values for OOK. If the value of D given in the above equation is not an integer for your desired bit rate, round the value of D down to the nearest integer. You can then calculate the nearest available bit rate equal to or greater than your desired bit rate.

In OOK mode, the second IF frequency  $F_{IF2}$  is normally set to 100 kHz. The discussion in the rest of this section assumes  $F_{IF2}$  is 100 kHz.

Once BR and  $F_{IF2}$  has been determined, the bandwidths and related configuration values for the TRC103 filters can be determined. The recommended 3 dB bandwidth for the transmitter anti-aliasing filters is:

$$F_{CTX} = 3 * F_{IF2} = 300 \text{ kHz}$$

$F_{CTX}$  is configured with bits 7..4 in **TXCFG1A** and the byte in **RXCFG13**. For the standard crystal frequency of 12.8 MHz:

$$F_{CTX} = 200 * (K + 1) / (F + 1), \text{ with } K \text{ in the range of } 0 \text{ to } 15$$

Where  $F_{CTX}$  is the 3 dB bandwidth of the transmitter anti-aliasing filters in kHz, K is the integer value of the bit pattern in **TXCFG1A** bits 7..4, and F is the integer value of the bit pattern in **RXCFG13**, which has a default value of 7. Assuming this default value of F is used, the equation for determining K is:

$$K = (F_{CTX} - 25) / 25 = 11 \text{ for } F_{CTX} = 300 \text{ kHz}$$

For OOK operation, the receiver filters are configured as polyphase band-pass filters by setting **RXCFG12** bit 7 to 1. The center frequency of the polyphase filters is set to 100 kHz to match the second IF frequency. The center frequency,  $F_{OPP}$ , is configured with bits 7..4 in **RXCFG11** and the byte in **RXCFG13**. For the standard crystal frequency of 12.8 MHz:

$$F_{OPP} = 200 * (L + 1) / (F + 1), \text{ with } L \text{ in the range of } 0 \text{ to } 15$$

Where  $F_{OPP}$  is the center frequency of the OOK polyphase filter in kHz, L is the integer value of the bit pattern in **RXCFFG11** bits 7..4, and F is the integer value of the bit pattern in **RXCFFG13**, which has a default value of 7. Assuming this default value of F is used, the equation for determining L is:

$$L = (F_{OPP} - 25)/25 = 3 \text{ for } F_{OPP} = 100 \text{ kHz}$$

The recommended upper cutoff frequency for the receiver polyphase band-pass filters is:

$$F_{CPP} = F_{OPP} + BR$$

Where  $F_{CPP}$  is the upper cutoff frequency of the polyphase filters in kHz and BR is the bit rate in kb/s. This equation assumes use of the high accuracy, low drift XTL1020 crystal. If an alternative crystal is used, add ½ the expected drift due to temperature and aging to the equation above.  $F_{CPP}$  is configured with bits 3..0 in **RXCFFG10** and the byte in **RXCFFG13**. For the standard crystal frequency of 12.8 MHz:

$$F_{CPP} = 100 + 200*(J + 1)/(F+1), \text{ with the usable range of } J \text{ 0 to } 1$$

Where  $F_{CPP}$  is the upper cutoff frequency of the receiver OOK polyphase filter in kHz, J is the integer value of the bit pattern in **RXCFFG10** bits 3..0, and F is the integer value of the bit pattern in **RXCFFG13**, which has a default value of 7. Assuming this default value of F is used, the equation for determining J is:

$$J = (F_{CPP} - 125)/25$$

J must be an integer value, so  $F_{CPP}$  is limited to 2 discrete values: 125 kHz and 150 kHz. Choose the value of J that provides the  $F_{CPP}$  value that is nearest to the value calculated for the bit rate you are using.

The recommended 3 dB bandwidth for the receiver R-C filters is:

$$F_{CRC} = 3.25 * F_{CPP}$$

Where  $F_{CRC}$  and  $F_{CPP}$  are in kHz.

The bandwidth of  $F_{CRC}$  is set by bits 7..4 in **RXCFFG10**. The relationship of the R-C filter bandwidth to the integer value in **RXCFFG10** bits 7..4 is given in Table 59. The matching values for the 125 and 150 kHz  $F_{CPP}$  values are shown in bold.

Pattern of Bits 7..4	R-C Filter Bandwidth
0000	65 kHz
0001	82 kHz
0010	109 kHz
0011	137 kHz
0100	157 kHz
0101	184 kHz
0110	211 kHz
0111	234 kHz
1000	262 kHz
1001	321 kHz
1010	378 kHz
1011	414 kHz
<b>1100</b>	<b>458 kHz</b>
<b>1101</b>	<b>514 kHz</b>
1110	676 kHz
1111	987 kHz

Table 59

### 6.3.2 OOK Demodulator Related Configuration Values

OOK demodulation in the TRC103 is accomplished by comparing the RSSI to a threshold value. An RSSI value greater than the threshold is “sliced” to a logic 1, and an RSSI value equal or less than the RSSI value is sliced to a logic 0. The TRC103 provides three threshold options - fixed threshold, average-referenced threshold, and peak-referenced threshold. MCFG01 bits 4..3 select the OOK threshold as shown in Table 60:

Pattern of Bits 4..3	Threshold
00	fixed
01	peak referenced
10	average referenced
11	not used

Table 60

The configuration settings for each of these threshold options depends directly or indirectly on the bit rate. The fixed-threshold value is configured in **MCFG04** bits 7..0. The fixed threshold can be adjusted in 0.5 dB increments over a range of 128 dB. Also, the gain of the IF can be adjusted over a range of 13.5 dB to reduce the RSSI value under no signal conditions. MCFG01 bits 1..0 select the IF gain as shown in Table 61:

Pattern of Bits 1..0	IF Gain
00	maximum
01	-4.5 dB
10	-9.0 dB
11	-13.5 dB

Table 61

The useable threshold setting depends on the RF operating band, the bandwidths of the receiver filters, the RF noise generated by host circuitry, the RF noise generated in the application environment, and the antenna efficiency. The fixed threshold is adjusted heuristically by incrementing the threshold while monitoring the data output pin with an oscilloscope. The threshold is adjusted upward under no signal conditions until noise spikes on the data output are reduced to an average of one spike every five or more seconds. Because the fixed threshold has no automatic adjustment capability, it should only be used in applications where incidental RF noise generators such as PCs, switchgear, etc., are not present.

The average-referenced threshold is generated by passing the RSSI signal through a low-pass filter. Two cutoff frequencies can be configured for this filter. This selection is done with **RXCFG15** bit1. A 0 value selects  $F_{CAS}$  and 1 value selects  $F_{CAL}$ :

$$F_{CAS} = BR/(8*\pi) = 0.04*BR$$

and

$$F_{CAL} = BR/(32*\pi) = 0.01*BR$$

Where  $F_{CAS}$  and  $F_{CAL}$  are in kHz and BR is in kb/s.  $F_{CAS}$  is used when a sequence of received bits of the same value is limited to 8, and  $F_{CAL}$  is used when a sequence of bits of the same value is limited to 32. An adequately long 1-0-1-0... preamble must be transmitted to center the threshold for each cutoff frequency. A preamble of at least 24 bits is recommended for  $F_{CAS}$ , and a preamble of at least 48 bits is recommended for  $F_{CAL}$ . For most average-referenced threshold applications,  $F_{CAS}$  should be used in conjunction with a mechanism to avoid transmitting a long sequence of bits of the same value, such as the TRC103's data scrambling or Manchester encoding options.

The peak-referenced threshold is generated from the RSSI signal using a fast attack, slow decay peak detector emulation. The slicer threshold is immediately set to 6 dB below the peak value of the RSSI signal anytime the RSSI value exceeds the threshold by 6 dB. The threshold then decays by a configurable dB step when a configurable interval passes without the RSSI signal peaking 6 dB above the threshold. The decay step is configured with **RXCFG15** bits 7..5 as shown in Table 62:

Pattern of Bits 7..5	Decay Step
000	0.5 dB
001	1.0 dB
010	1.5 dB
011	2.0 dB
100	3.0 dB
101	4.0 dB
110	5.0 dB
111	6.0 dB

Table 62

The decay interval is configured with **RXCFG15** bits 4..2 as shown in Table 63:

Pattern of Bits 4..2	Decay Interval
000	once per chip
001	once per 2 chips
010	once per 4 chips
011	once per 8 chips
100	twice per chip
101	four times per chip
110	8 times per chip
111	16 times per chip

Table 63

The chip period  $t_{CP}$  is equal to the bit period except when Manchester encoding is used. For Manchester encoding, the chip period is equal to  $\frac{1}{2}$  the bit period:

$$t_{CP} = 1/BR \text{ without Manchester encoding, } t_{CP} = 1/(2*BR) \text{ with Manchester encoding}$$

Where  $t_{CP}$  is in ms and BR is in kb/s. The default values of 0.5 dB per decay step and 1 decay interval per chip provide a good starting point for most applications. For application environments that contain pulse noise, such as operation in a band where other FHSS systems are operating, using Manchester encoding and decreasing the decay interval to twice or four times per chip and/or increasing the decay step to 1 dB will reduce the “blinding” effect of pulse noise. Multipath flutter tolerance is also improved by using Manchester encoding and decreasing the decay interval and/or increasing the decay step size.

### 6.3.3 OOK Transmitter Related Configuration Values

**MCFG0C** bits 4..3 allow the rise and fall time of the power amplifier regulator to be adjusted. Using the default component values for R6 and C5 as shown in Figure 2, the rise and fall times for the power amplifier regulator and the OOK modulation are given in Table 64:



Pattern of Bits 4..3	Regulator Rise/Fall Times	OOK Rise/Fall Time
00	3/3 $\mu$ s	2.5/2 $\mu$ s
01	8.5/8.5 $\mu$ s	5/3 $\mu$ s
10	15/15 $\mu$ s	10/6 $\mu$ s
11	23/23 $\mu$ s	20/10 $\mu$ s

Table 64

It is generally a good practice to set the OOK rise and fall time to about 5% of a bit period to avoid excessive modulation bandwidth:

$$t_{\text{OOK}} = 50/\text{BR}$$

Where  $t_{\text{OOK}}$  is the nominal 5% OOK rise/fall time in  $\mu$ s and BR is the bit rate in kb/s. At low OOK data rates the 20/10  $\mu$ s rise/fall times given in the table above are satisfactory. When operating in the 863 - 870 MHz band under ETSI EN300 220-1 regulations, check the modulation bandwidth carefully at bit rates above 8 kb/s to confirm compliance. For operation in certain 863 - 870 MHz subbands, the required rise and fall time may be greater than 5%.

## 6.4 Frequency Synthesizer Channel Programming for FSK Modulation

When using a standard 12.8 MHz reference crystal, the FSK RF channel frequency is:

$$F_{\text{RF}} = 14.4 * (75 * (P + 1) + S) / (R + 1), \text{ with } P \text{ and } S \text{ in the range } 0 \text{ to } 255, R \text{ in the range } 64 \text{ to } 169$$

Where  $F_{\text{RF}}$  is in MHz, and P, S, and R are divider integers with S less than (P + 1). There are two sets of three registers that hold the values of P, S and R:

Register	Divider Parameter
MCFG06	R1
MCFG07	P1
MCFG08	S1
MCFG09	R2
MCFG0A	P2
MCFG0B	S2

Table 65

**MCFG00** bit 0 selects the register set to use for the frequency synthesizer. A 0 value selects register set **MCFG06** - **MCFG08** and a 1 value selects register set **MCFG09** - **MCFG0B**. In addition, **MCFG00** bits 4..3 select the operating band as follows:

MCFG00 bits 4..3	Band
10	863 - 870 MHz
00	902 - 915 MHz
01	915 - 928 MHz
10	950 - 960 MHz
11	not used

Table 66

The dual register set allows a new frequency to be completely entered in one register set while operating on the other register set. It is important to load all three divider parameters into a register set before switching control to it. Otherwise, a transient out-of-band frequency shift can occur. The dual register set facilitates FHSS operation, as the operating frequency for the next hop can be loaded anytime during the current hop interval, making this programming task less time critical. The values of P, S and R for FSK operation on several common frequencies are given in Table 67. Software for determining P, S and R values for any in-band frequency is provided with the TRC103 development kit.

Configuration	868.3 MHz	915.0 MHz	955.0 MHz
MCFG00 bits 4..3	10	01	10
P	114	110	126
S	58	50	25
R	143	119	143

Table 67

## 6.5 Frequency Synthesizer Channel Programming for OOK Modulation

When using a standard 12.8 MHz reference crystal the RF channel frequency for OOK receive is:

$$F_{\text{TXRF}} = (14.4 * (75 * (P + 1) + S) / (R + 1)) - F_{\text{DEV}}, \text{ with } P, S \text{ in the range } 0 \text{ to } 255, R \text{ in the range of } 64 \text{ to } 169$$

Where  $F_{\text{TXRF}}$  and transmitter deviation frequency  $F_{\text{DEV}}$  are in MHz, and P, S, and R are divider integers where S must be less than (P+1). An  $F_{\text{DEV}}$  value of 0.1 MHz is normally used, which must match the receiver low IF frequency  $F_{\text{IF2}}$ . There are two sets of three registers that hold the values of P, S and R:

Register	Divider Parameter
MCFG06	R1
MCFG07	P1
MCFG08	S1
MCFG09	R2
MCFG0A	P2
MCFG0B	S2

Table 68

**MCFG00** bit 0 selects the register set to use for the frequency synthesizer. A 0 value selects register set **MCFG06** - **MCFG08** and a 1 value selects register set **MCFG09** - **MCFG0B**. In addition, **MCFG00** bits 4..3 select the operating band as follows:

MCFG00 bits 4..3	Band
10	863 - 870 MHz
00	902 - 915 MHz
01	915 - 928 MHz
10	950 - 960 MHz
11	not used

Table 69

The dual register set allows a new frequency to be completely entered in one register set while operating on the other register set. It is important to load all three divider parameters into a register set before switching control to it. Otherwise, a transient out-of-band frequency shift can occur. The dual register set facilitates FHSS operation, as the operating frequency for the next hop can be loaded anytime during the current hop interval, making this programming task less time critical. The values of P, S and R for OOK receive operation on several common frequencies are given in Table 70 for a 0.1 MHz  $F_{\text{IF2}}$ . Software for determining P, S and R values for any in-band frequency is provided with the TRC103 development kit.

Configuration	868.3 MHz	915.0 MHz	955.0 MHz
MCFG00 bits 4..3	10	01	10
P	85	121	126
S	63	1	26
R	107	143	143

Table 70

The RF channel frequency for OOK transmit is:

$$F_{RXRF} = (14.4 * (75 * (P + 1) + S)) / (R + 1) - F_{IF2}, \text{ with } P, S \text{ in the range } 0 \text{ to } 255, R \text{ in the range of } 64 \text{ to } 169$$

Where  $F_{RXRF}$  and the OOK 2<sup>nd</sup> IF frequency  $F_{IF2}$  are in MHz, and P, S, and R are divider integers where S must be less than (P+1), and R has a value in the range of 64 to 169. An  $F_{IF2}$  value of 0.1 MHz is normally used. The values of P, S and R for OOK transmit operation on several common frequencies are given in Table 71 for a 0.1 MHz  $F_{IF2}$ . Software for determining P, S and R values is provided with the TRC103 development kit.

Configuration	868.3 MHz	915.0 MHz	955.0 MHz
MCFG00 bits 4..3	10	01	10
P	85	121	126
S	63	1	26
R	107	143	143

Table 71

## 6.6 TRC103 Data Mode Selection and Configuration

The TRC103 supports three data modes: continuous, buffered and packet. Continuous data mode provides the most formatting flexibility, but places the heaviest demand on host microcontroller resources and requires the most custom firmware development. In contrast, the packet data mode unloads the host processor and the application firmware from handling tasks such as DC-balanced data encoding, packet frame assembly and disassembly, error detection, packet filtering and FIFO buffering. The trade-off for packet data mode is limited flexibility in data formatting parameters such as packet frame design. Buffered data mode falls between packet and continuous data mode capabilities, providing FIFO buffering, but allowing considerable flexibility in the design of the packet frame.

Packet data mode is generally preferred as it supports the fastest application development time and requires the smallest and least expensive host microcontroller. Buffered data mode covers applications that require a specific packet frame design to support features such as multi-hop routing. Continuous data mode is reserved for specialized requirements, such as compatibility with a legacy product.

**MCFG01** bit 5 and bit 2 select the data mode. Setting bit 2 to 1 enables packet mode regardless of the state of bit 5. If bit 2 is set to 0, then buffered mode is selected if bit 5 is set to 1 and continuous mode is selected if bit 5 is set to 0. The TRC103 configuration details for each data mode are discussed below.

### 6.6.1 Continuous Data Mode

In continuous data mode operation, transmitted data streams are applied to DATA Pin 20, and received data streams are output on Pin 20. IRQ1 Pin 22 is usually configured to supply a clock signal to the host microcontroller to pace the transmitted and received data streams. The clock signal is generated at the configured bit rate. When transmitting, bits are clocked into Pin 20 on the low-to-high clock transitions at Pin 22.

Received bits are valid (clocked out) on Pin 20 on low-to-high clock transitions on Pin 22. The clock signal is controlled by **RXCFG12** bit 6. Setting this bit to 0 enables bit clocking and setting this bit to 1 disables bit clocking. Clocking must be used for FSK transmissions. It is optional for OOK transmissions.

While clocking is optional for FSK and OOK reception, enabling clocking provides additional bit stream filtering and regeneration, even if the clock signal is not used by the microcontroller. To effectively use the data and clock recovery feature, data must be transmitted with a bit rate accuracy of better than  $\pm 2\%$ , and a 1-0-1-0... training preamble of at least 24 bits must be sent at the beginning of a transmission. When clocking is enabled, continuous mode will optionally support the detection of a start-of-packet (start) pattern when receiving. The start pattern must be generated by the host microcontroller when transmitting. Start pattern detection is enabled by setting **RXCFG12** bit 5 to 1. The length of the start pattern is set by **RXCFG12** bits 4..3 as follows:

RXCFG12 bits 4..3	Pattern Length
00	8 bits
01	16 bits
10	24 bits
11	32 bits

Table 72

The number of allowed bit errors in the start pattern is configured by **RXCFG12** bits 2..1 as follows:

RXCFG12 bits 2..1	Error Tolerance
00	none
01	1 bit
10	2 bits
11	3 bits

Table 73

For most applications, a start pattern length of 24 to 32 bits is recommended with the error tolerance set to none. The start pattern is stored in registers **SYNCFG16** through **SYNCFG19**. Received bits flow through a shift register for pattern comparison with the most significant bit of **SYNCFG16** compared to the earliest received bit and the least significant bit of the last register (selected by the pattern length) compared to the last received bit. Pattern detection is usually output on IRQ0, as discussed below. Refer to Figure 9 for pattern detection output timing. A well designed pattern should contain approximately the same number of 1 and 0 bits to achieve DC-balance, it should include frequent bit transitions, and it should be a pattern that is unlikely to occur in the encoded data following it.

As shown in Figure 18, two interrupt (control) outputs, IRQ0 and IRQ1, are provided by the TRC103 to coordinate data flow to and from the host microcontroller. In continuous data mode, one of two signals can be mapped to IRQ0. This mapping is configured in register **IRQCFG0D**. Bits 7..6 select the signal for IRQ0 in the receive mode. The mapping options for continuous data mode are summarized in Table 74, where X denotes a don't care bit value. Note that IRQ1 always outputs DCLK in continuous data mode when clocking is enabled.

IRQCFG0D bits	Cfg	State	IRQ	Source
7..6	00, 1X	RX	0	start pattern
7..6	01	RX	0	RSSI
5..4	XX	RX	1	DCLK
3	X	TX	1	DCLK

Table 74

The motivation for disabling clocking when transmitting or receiving OOK is that non-standard bit rates can be used. However, the host microcontroller must handle the data and clock recovery functions. When using continuous mode with or without clocking enabled, data should be encoded to provide DC-balance (same number of 1 and 0 bits) and limited run lengths of the same bit value. Manchester encoding, 8-to-12 bit

symbolizing or scrambling must be applied to the data before transmitting and removed after receiving to achieve good RF transmission performance. The preamble, start pattern and error checking bits must also be generated by the host microcontroller to establish robust data communications.

### 6.6.2 Buffered Data Mode

In buffered data mode operation, the transmitted and received data bits pass through the SPI port in groups of 8 bits to the internal TRC103 FIFO. Bits flow from the FIFO to the modulator for transmission and are loaded into the FIFO as data is received. As discussed in Sections 3.10 and 3.11, the SPI port can address the data FIFO or the configuration registers. Asserting a logic low on the nSS\_DATA input addresses the FIFO, and asserting a logic low on the nSS\_CONFIG addresses the configuration registers. If both of these inputs are asserted, nSS\_CONFIG will override nSS\_DATA. The TRC103 acts as an SPI slave and receives clocking from its host microcontroller. SPI read/write details are provided in Sections 3.10 and 3.11. As shown in Figure 18, two interrupt (control) outputs, IRQ0 and IRQ1, are provided by the TRC103 to coordinate SPI data flow to and from the host microcontroller. One to four signals can be selected or mapped to each interrupt output. This mapping is configured in register **IRQCFG0D**. Bits 7..6 select the signal for IRQ0 in the receive mode, with IRQ0 hard coded to nFIFOEMPTY in transmit mode. Bits 5..4 select the signal for IRQ1 in the receive mode. Bit 3 selects the IRQ1 signal in transmit mode. The mapping options for buffered data mode are summarized in Table 75:

IRQCFG0D bits	Cfg	State	IRQ	Source
7..6	00	RX	0	no signal (0)
7..6	01	RX	0	Write_byte (high pulse when received byte written to FIFO)
7..6	10	RX	0	nFIFOEMPTY (low when FIFO is empty)
7..6	11	RX	0	start pattern
XX	XX	TX	0	nFIFOEMPTY (low when FIFO empty)
5..4	00	RX	1	no signal (0)
5..4	01	RX	1	FIFOFULL
5..4	10	RX	1	RSSI_IRQ
5..4	11	RX	1	FIFO_Int_Rx
3	0	TX	1	FIFOFULL
3	1	TX	1	TX_STOP

Table 75

In addition, **IRQCFG0E** allows several internal FIFO interrupts to be configured. These are summarized in Table 76 below:

IRQCFG0E bits	Cfg	FIFO Control
7	0	Start FIFO fill when start pattern detected
7	1	Control FIFO with bit 6
6	0	Stop filling FIFO (if bit 7 is 0, this is start pattern detect)
6	1	Start filling FIFO
5	0	Transmitting all pending bits in FIFO
5	1	All bits in FIFO transmitted
4	0	Start transmission when FIFO full
4	1	Start transmission if nFIFOEMPTY = 1 (not empty)
3	0	Disable RSSI interrupt (bit 2)
3	1	Enable RSSI interrupt (bit 2)
2	1	RF signal ≥ RSSI threshold
2	0	RF signal < RSSI Threshold

Table 76

**MCFG05** bits 7..6 set the length of the FIFO as shown in Table 77:

MCFG05 bits 7..6	FIFO Length
00	16 bytes
01	32 bytes
10	48 bytes
11	64 bytes

Table 77

The integer value of **MCFG05** bits 5..0 plus 1 sets the FIFO interrupt threshold. When receiving in buffered data mode, FIFO\_Int\_Rx is triggered when the number of bytes in the FIFO is equal to or greater than the threshold. The FIFO threshold facilitates sending and receiving messages longer than the chosen FIFO length, by signaling when additional bytes should be added to the FIFO during a packet transmission and retrieved from the FIFO during a packet reception. Two additional interrupts, nFIFOEMPTY and FIFOFULL provide signaling that a packet transmission is complete or a full packet has been received respectively.

The following is a typical buffered data mode operating scenario. There are many other ways to configure this very flexible data mode.

1. Switch to standby mode by setting **MCFG00** bits 7..5 to 001.
2. Set the FIFO to a suitable size for the application in **MCFG05** bits 7..6.
3. Set the start pattern length in **RXCFG12** bits 4..3.
4. Load the start pattern in registers **SYNCFG16** up through **SYNCFG19** as required.
5. Set **IRQCFG0E** bit 7 to 0. In receive, the FIFO will start filling when a start pattern is detected.
6. Set **IRQCFG0D** bit 7..6 to 01. In receive, IRQ0 will flag each time a byte is ready to be retrieved.
7. Set **IRQCFG0D** bit 5..4 to 00. IRQ1 signaling will not be required in receive mode.
8. In transmit mode, IRQ0 will flag when the FIFO is empty (sets as last byte is being sent).
9. Set **IRQCFG0D** bit 3 to 1. IRQ1 will flag that all bits in the FIFO have been transmitted.
10. Load the operating frequency into register set **MCFG06 - MCFG08** or **MCFG09 - MCFG0B**.
11. Select the register set to use by setting **MCFG00** bit 0. A 0 value selects register set **MCFG06 - MCFG08** and a 1 value selects register set **MCFG09 - MCFG0B**.
12. When ready to transmit, place the TRC103 in synthesizer mode by setting **MCFG00** bits 7..5 to 010. Monitor the TRC103 Pad 23 to confirm PLL lock.
13. Place TRC103 in transmit mode by setting **MCFG00** bits 7..5 set to 100.
14. Load the message in the FIFO through the SPI port. In buffered data mode, the transmitted message must include the 1-0-1-0... training preamble, the start pattern and the data. A length byte at the beginning of the data or a designated end-of-message character is normally used to indicate message length.
15. Monitor IRQ1. It sets when the transmission is complete. Then switch to standby mode by setting **MCFG00** bits 7..5 to 001.
16. To prepare for receive mode, write a 1 to **IRQCFG0E** bit 6. This arms the start pattern detection.
17. Switch the TRC103 from standby mode to synthesizer mode by setting **MCFG00** bits 7..5 set to 010. Monitor the TRC103 Pad 23 to confirm PLL lock.
18. Switch from synthesizer mode to receive mode by setting **MCFG00** bits 7..5 to 011.
19. Following a start pattern detection, the FIFO will start filling. Note that the preamble and start pattern are not loaded in the receive FIFO.
20. As each data byte is loaded into the FIFO, IRQ0 will pulse to alert the host microcontroller to retrieve the byte.
21. The host microcontroller can use a countdown on the length byte or detection of the end-of-message byte to determine when all of the message data has been retrieved.
22. As soon as all the message has been retrieved, switch the TRC103 to standby mode by setting **MCFG00** bits 7..5 to 001.
23. From standby mode, enter another transmit cycle as outlined in steps 12 through 15, or enter another receive cycle as outlined in steps 16 through 23.

It is possible to transmit messages longer than the FIFO in buffered data mode by monitoring the nFIFOEMPTY flag and immediately loading additional data bytes. However, messages sent by low power radios such as the TR103 are normally 64 bytes or less to reduce the chances of corruption due to noise, fading or interference.

### 6.6.3 Packet Data Mode

The packet data mode is built on top of the buffered data mode, and adds a number of standard and optional features:

- Fixed or variable length packet options
- Generation of preamble and start pattern (network ID) in transmit mode
- DC-balancing of data by scrambling (whitening) or Manchester encoding
- Generation of a 16-bit error detection CRC
- Optional 1-byte node address and/or 1-byte length address
- Recognition of start pattern in receive mode
- Automatic removal of preamble and start pattern in receive mode (payload only in FIFO)
- Flagging of received packets with errors or flagging and discard of packets with errors
- Filtering of received packets based on address byte - address match only, address byte plus 0x00 broadcast address or address byte plus 0xFF broadcast addresses
- New IRQ0 and IRQ1 mapping options

The SPI interface is used with packet data mode as with buffered data mode. IRQ0 and IRQ1 mapping is configured in register **IRQCFG0D**. Bits 7..6 select the signal for IRQ0 in the receive mode. In transmit mode, IRQ0 mapping is set by **IRQCFG0E** bit 4. **IRQCFG0D** bits 5..4 select the signal for IRQ1 in the receive mode. Bit 3 selects the IRQ1 signal in transmit mode. The mapping options for packet data mode are summarized in Table 78 below:

IRQCFG0D bits	Cfg	State	IRQ	Source
7..6	00	RX	0	Data_Rdy (CRC OK)
7..6	01	RX	0	Write_byte (high pulse when received byte written to FIFO)
7..6	10	RX	0	nFIFOEMPTY (low when FIFO is empty)
7..6	11	RX	0	start pattern or address match
XX	XX	TX	0	FIFO_Int_Tx if IRQCFG0E bit 4 = 0
XX	XX	TX	0	nFIFOEMPTY if IRQCFG0E bit 4 = 1
5..4	00	RX	1	CRC_OK
5..4	01	RX	1	FIFOFULL
5..4	10	RX	1	RSSI_IRQ
5..4	11	RX	1	FIFO_Int_Rx
3	0	TX	1	FIFOFULL
3	1	TX	1	TX_STOP

Table 78

In addition, **IRQCFG0E** allows several internal FIFO interrupts to be configured. These are summarized in Table 79 below:

IRQCFG0E bits	Cfg	FIFO Control
7	0	Start FIFO fill when start pattern detected
7	1	Control FIFO with bit 6
6	0	Stop filling FIFO (if bit 7 is 0, this is start pattern detect)
6	1	Start filling FIFO
5	0	Transmitting all pending bits in FIFO
5	1	All bits in FIFO transmitted
4	0	start transmission when FIFO at or above threshold0
4	1	Start transmission if nFIFOEMPTY = 1 (not empty)
3	0	Disable RSSI interrupt (bit 2)
3	1	Enable RSSI interrupt (bit 2)
2	1	RF signal $\geq$ RSSI threshold
2	0	RF signal < RSSI Threshold

Table 79

**MCFG05** bits 7..6 set the length of the FIFO as shown in Table 80. The length of the FIFO must be equal to or greater than the fixed or maximum variable length set in **PKTCFG1C**, as discussed below.

MCFG05 bits 7..6	FIFO Length
00	16 bytes
01	32 bytes
10	48 bytes
11	64 bytes

Table 80

The integer value of **MCFG05** bits 5..0 + 1 sets the FIFO interrupt threshold. When receiving in packet data mode, FIFO\_Int\_Rx is triggered when the number of bytes in the FIFO is equal to or greater than the threshold. FIFO\_Int\_Tx is triggered when the number of bytes in the FIFO is equal to or less than the threshold value. Two additional interrupts, nFIFOEMPTY and FIFOFULL provide signaling that a packet transmission is complete or a full packet has been received respectively.

Packet data mode formats are discussed in Section 3.9. Packet data mode options are configured in registers **PKTCFG1C** through **PKTCFG1F**. Setting **PKTCFG1C** bit 7 to 1 selects Manchester encoding/decoding. Manchester encoding provides excellent DC-balance and other characteristics that support robust communications, but effectively doubles the number of bits needed to transmit the packet payload. Scrambling provides adequate DC-balance in many applications without doubling the number of bits in the payload. It is not necessary to enable both Manchester encoding and scrambling. **PKTCFG1C** bit 6..0 configure the packet size (not including the preamble and start pattern) in fixed format and maximum packet size in variable format. The value must be less than or equal to the FIFO length. In variable format, a received packet with a length value greater than the maximum packet size will be discarded.

**PKTCFG1D** bits 7..0 hold the node address byte used to identify a specific radio in a network.

**PKTCFG1E** bit 7 configures the basic packet format. Setting this bit to 0 selects the fixed-length format, and setting this bit to 1 selects the variable length format. **PKTCFG1E** bits 6..5 set the preamble length:

PKTCFG1E bits 6..5	Preamble Length
00	1 byte
01	2 bytes
10	3 bytes
11	4 bytes

Table 81



For most applications a preamble length of three or four bytes is recommended. **PKTCFG1E** bit 4 controls DC-balanced scrambling. Setting this bit to 1 enables scrambling. **PKTCFG1E** bit 3 controls CRC calculations. Setting this bit to 1 enables CRC calculations. **PKTCFG1E** bits 2..1 configure node address filtering:

<b>PKTCFG1E bits 2..1</b>	<b>Node Address Filtering</b>
00	no filtering
01	only node address accepted
10	node address and 0x00 accepted
11	node address, 0x00 and 0xFF accepted

Table 82

**PKTCFG1E** bit 0 is the read-only result of the last CRC calculation. This bit is 1 when the CRC indicates no errors.

**PKTCFG1F** bit 7 controls CRC packet filtering. If this bit is set to 0, the FIFO is cleared automatically if the CRC calculation on a received packet indicates an error. If set to 1, the FIFO data is preserved when the CRC calculation shows an error. **PKTCFG1F** bit 6 allows the FIFO to be written to or read when the TRC103 is in standby mode. Setting this bit to 0 allows the FIFO to be written and setting this bit to 1 allows it to be read.

The following is a typical packet data mode operating scenario. There are many other ways to configure this flexible data mode.

1. Switch to standby mode by setting **MCFG00** bits 7..5 to 001.
2. Set the FIFO to a suitable size for the application in **MCFG05** bits 7..6.
3. In **PKTCFG1C** set bit 7 to 0 to disable Manchester encoding and set the value in bits 6..0 to match the FIFO size.
4. Load the chosen node address into **PKTCFG1D**.
5. In **PKTCFG1E** set bit 7 to 1 to for variable length packets.
6. Set the preamble length in **PKTCFG1E** bits 6..5.
7. Set bit 4 in **PKTCFG1E** to 1 to enable DC-balanced scrambling.
8. Set bits 2..1 in **PKTCFG1E** to 10 to accept packets to this node address and 0x00 broadcasts.
9. Set bit 3 in **PKTCFG1E** to 1 to enable CRC calculations.
10. In **PKTCFG1F** set bit 7 to 0 to enable FIFO clear on CRC error.
11. Set the start pattern length in **RXCFG12** bits 4..3.
12. Load the start pattern in registers **SYNCFG16** up through **SYNCFG19** as required.
13. Set **IRQCFG0E** bit 7 to 0. In receive, the FIFO will start filling when a start pattern is detected.
14. Set **IRQCFG0D** bit 7..6 to 00. In receive, IRQ0 will flag that a packet has been received with a good CRC calculation and is ready to retrieve.
15. Set **IRQCFG0E** bit 4 to 1. In transmit, IRQ0 will clear to 0 when the FIFO is empty (optional).
16. Set **IRQCFG0D** bit 5..4 to 00. In receive, IRQ1 will signal the CRC is OK (optional).
17. Set **IRQCFG0D** bit 3 to 1. In transmit, IRQ1 will set to 1 when all bytes in the FIFO have been transmitted.
18. Load the operating frequency into register set **MCFG06 - MCFG08** or **MCFG09 - MCFG0B**.
19. Select the register set to use by setting **MCFG00** bit 0. A 0 value selects register set **MCFG06 - MCFG08** and a 1 value selects register set **MCFG09 - MCFG0B**.
20. When ready to transmit, Set bit 6 to 0 in **PKTCFG1F** to enable FIFO write in standby mode.
21. Load the FIFO with the packet to be transmitted through the SPI port.
22. Place the TRC103 in synthesizer mode by setting **MCFG00** bits 7..5 set to 010. Monitor the TRC103 Pad 23 to confirm PLL lock.
23. Place TRC103 in transmit mode by setting **MCFG00** bits 7..5 set to 100. Monitor IRQ1. It sets when the transmission is complete. Then switch to standby mode by setting **MCFG00** bits 7..5 to 001.
24. When ready to receive, Place the TRC103 in synthesizer mode by setting **MCFG00** bits 7..5 set to 010. Monitor the TRC103 Pad 23 to confirm PLL lock.
25. Switch from synthesizer mode to receive mode by setting **MCFG00** bits 7..5 to 011.

26. Monitor IRQ0. When an error free packet is received addressed to this node, IRQ0 will set.
27. Switch the TRC103 to standby mode by setting **MCFG00** bits 7..5 to 001.
28. Set bit 6 to 1 in **PKTCFG1F** to enable FIFO read in standby mode.
29. Retrieve the received data from the FIFO through the SPI port.
30. From standby mode, enter another transmit cycle as outlined in steps 20 through 23, or enter another receive cycle as outlined in steps 24 through 30.

## 6.7 Battery Power Management Configuration Values

Battery life can be greatly extended in TRC103 applications where transmissions from field nodes are infrequent, or network communications can be concentrated in periodic time slots. For example, field nodes in many wireless alarm systems report operational status a few times a day, and can otherwise sleep unless an alarm condition occurs. Sensor networks that monitor parameters that change relatively slowly, such as air and soil temperature in agricultural settings, only need to transmit updates a few times an hour.

The TRC103 draws a maximum of 1  $\mu$ A in sleep mode, with a typical value around room temperature of 200 nA. The TRC103 can go from sleep mode through standby mode and synthesizer mode to transmit (or receive) mode in less than 6 ms. At a data rate of 33.33 kb/s, a 32 byte packet with a 4 byte preamble and a 4 byte start pattern takes about 10 ms to transmit. Assume that the TRC103 then switches to receive mode for 1 second to listen for a response and returns to sleep. On the basis of reporting every six hours, the ON to sleep duty cycle is about 1:21,259, greatly extending battery life over continuous transmit-receive or even standby operation. RFM provides an Excel spreadsheet, [battery\\_life\\_calculator.xls](#), in the Application Notes section of [www.RFM.com](http://www.RFM.com) to support battery life for various operating scenarios.

The required timing accuracy for the microcontrollers in a sleep-cycled application depends on several things:

The required “time-stamp” accuracy of data reported by sleeping field nodes. R-C sleep mode timers built into many microcontrollers have a tolerance of  $\pm 20\%$  or more. Where more accurate time stamping is required, many microcontrollers can run on a watch crystal during sleep and achieve time stamp accuracies better than 1 second per 24 hours.

If the base station and any routing nodes present in a network must sleep cycle in addition to the field nodes, watch crystal control will usually be needed to keep all nodes accurately synchronized to the active time slots.

If the base station and any routing nodes present in a network can operate continuously (AC powered, solar charged batteries, etc.) and a loose time stamp accuracy is OK, the microcontrollers in sleeping field nodes can usually operated from internal low-accuracy R-C timers.

NOTE: The host microcontroller usually cannot be operated from the TRC103 buffered clock output if sleep cycling is planned. In sleep mode, the TRC103 buffered clock output is disabled, which will disable the microcontroller unless it is capable of automatically switching to an internal clock source when external clocking is lost.

TRC103 sleep related mode switching is configured in **MCFG00** bits 7..5 as follows:

MCFG bits 7..5	Operating Mode
000	sleep mode - all oscillators off
001	standby - crystal oscillator only on
010	synthesizer - crystal and PLL on
011	receive mode
100	transmit mode

Table 83

When switching from sleep mode to standby, the crystal oscillator will be active in no more than 5 ms. Switching from standby to synthesizer mode, the PLL will lock in less than 0.5 ms. PLL lock can be monitored on Pad 23 of the TRC103. The radio can then be switched to either transmit or receive mode. When switching from any other mode back to sleep, the TRC103 will drop to its sleep mode current in less than 1 ms.

## 7.0 Package Dimensions - 5x5 mm QFN-32




Figure 23